
Todd E. Manahan
Supervisory Patent Examiner (ID: 9530, Phone: (571)272-4713 , Office: P/3776 )
| Most Active Art Unit | 3732 |
| Art Unit(s) | 3741, 3616, 3731, 3776, 3303, 3732, 3734 |
| Total Applications | 1893 |
| Issued Applications | 1366 |
| Pending Applications | 210 |
| Abandoned Applications | 317 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18520902
[patent_doc_number] => 11710797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Transparent electrode, device employing the same, and manufacturing method of the device
[patent_app_type] => utility
[patent_app_number] => 15/919272
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 9470
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15919272
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/919272 | Transparent electrode, device employing the same, and manufacturing method of the device | Mar 12, 2018 | Issued |
Array
(
[id] => 15200725
[patent_doc_number] => 10497869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Phase change memory and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 15/919537
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15919537
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/919537 | Phase change memory and fabrication method thereof | Mar 12, 2018 | Issued |
Array
(
[id] => 15791603
[patent_doc_number] => 10629533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Power island segmentation for selective bond-out
[patent_app_type] => utility
[patent_app_number] => 15/920002
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6908
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920002
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920002 | Power island segmentation for selective bond-out | Mar 12, 2018 | Issued |
Array
(
[id] => 13452135
[patent_doc_number] => 20180277610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => ELECTROOPTICAL DEVICE, MANUFACTURING METHOD OF ELECTROOPTICAL DEVICE, AND ELECTRONIC EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 15/916135
[patent_app_country] => US
[patent_app_date] => 2018-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22765
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916135
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916135 | Electrooptical device, manufacturing method of electrooptical device, and electronic equipment | Mar 7, 2018 | Issued |
Array
(
[id] => 18088828
[patent_doc_number] => 11538967
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Display device with a bezel kit
[patent_app_type] => utility
[patent_app_number] => 16/650368
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 4864
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16650368
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/650368 | Display device with a bezel kit | Feb 25, 2018 | Issued |
Array
(
[id] => 12872365
[patent_doc_number] => 20180182630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => Femtosecond Laser-Induced Formation Of Submicrometer Spikes On A Semiconductor Substrate
[patent_app_type] => utility
[patent_app_number] => 15/896940
[patent_app_country] => US
[patent_app_date] => 2018-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4388
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15896940
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/896940 | Femtosecond laser-induced formation of submicrometer spikes on a semiconductor substrate | Feb 13, 2018 | Issued |
Array
(
[id] => 12786901
[patent_doc_number] => 20180154136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => ELECTRODE ARRAYS AND THEIR LEAD FOR USE IN BIOLOGICAL IMPLANTS
[patent_app_type] => utility
[patent_app_number] => 15/888991
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888991
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888991 | Electrode arrays and their lead for use in biological implants | Feb 4, 2018 | Issued |
Array
(
[id] => 17716658
[patent_doc_number] => 11380657
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Display device using semiconductor light-emitting element and manufacturing method therefor
[patent_app_type] => utility
[patent_app_number] => 16/966729
[patent_app_country] => US
[patent_app_date] => 2018-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 12628
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16966729
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/966729 | Display device using semiconductor light-emitting element and manufacturing method therefor | Jan 31, 2018 | Issued |
Array
(
[id] => 13306639
[patent_doc_number] => 20180204856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => TRANSISTOR ARRAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/866915
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6466
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866915
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866915 | Transistor display panel including a transistor and an overlapping region of a gate line and data line | Jan 9, 2018 | Issued |
Array
(
[id] => 13378507
[patent_doc_number] => 20180240795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/866963
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866963
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866963 | Semiconductor device including a switching element and a sense diode | Jan 9, 2018 | Issued |
Array
(
[id] => 13364125
[patent_doc_number] => 20180233602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR DIODE AND ELECTRONIC CIRCUIT ARRANGEMENT HEREWITH
[patent_app_type] => utility
[patent_app_number] => 15/866948
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866948
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866948 | Semiconductor diode and electronic circuit arrangement herewith | Jan 9, 2018 | Issued |
Array
(
[id] => 14573731
[patent_doc_number] => 20190214473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => METHOD OF FORMING INTEGRATED CIRCUIT WITH GATE-ALL-AROUND FIELD EFFECT TRANSISTOR AND THE RESULTING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/867036
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867036
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867036 | Method of forming integrated circuit with gate-all-around field effect transistor and the resulting structure | Jan 9, 2018 | Issued |
Array
(
[id] => 14459697
[patent_doc_number] => 10325820
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-18
[patent_title] => Source and drain isolation for CMOS nanosheet with one block mask
[patent_app_type] => utility
[patent_app_number] => 15/866851
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 5386
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866851
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866851 | Source and drain isolation for CMOS nanosheet with one block mask | Jan 9, 2018 | Issued |
Array
(
[id] => 14367377
[patent_doc_number] => 10305003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Light-emitting device, package including the same, and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/866968
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866968
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866968 | Light-emitting device, package including the same, and method of manufacturing the same | Jan 9, 2018 | Issued |
Array
(
[id] => 14414131
[patent_doc_number] => 20190172909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => TRANSISTOR DEVICE AND SEMICONDUCTOR LAYOUT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/866888
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866888
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866888 | Transistor device and semiconductor layout structure including asymmetrical channel region | Jan 9, 2018 | Issued |
Array
(
[id] => 14573723
[patent_doc_number] => 20190214469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => CIRCUITS BASED ON COMPLEMENTARY FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 15/866855
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866855
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866855 | Circuits based on complementary field-effect transistors | Jan 9, 2018 | Issued |
Array
(
[id] => 12693253
[patent_doc_number] => 20180122917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => Transistors, Memory Cells and Semiconductor Constructions
[patent_app_type] => utility
[patent_app_number] => 15/859122
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4377
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859122
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859122 | Transistors, memory cells and semiconductor constructions comprising ferroelectric gate dielectric | Dec 28, 2017 | Issued |
Array
(
[id] => 16417887
[patent_doc_number] => 10825788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Method for manufacturing compliant bump
[patent_app_type] => utility
[patent_app_number] => 16/310980
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 29
[patent_no_of_words] => 4044
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16310980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/310980 | Method for manufacturing compliant bump | Dec 27, 2017 | Issued |
Array
(
[id] => 13910621
[patent_doc_number] => 20190044515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => Integrated Circuit Device with Separate Die for Programmable Fabric and Programmable Fabric Support Circuitry
[patent_app_type] => utility
[patent_app_number] => 15/855419
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15855419
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/855419 | Integrated circuit device with separate die for programmable fabric and programmable fabric support circuitry | Dec 26, 2017 | Issued |
Array
(
[id] => 16533613
[patent_doc_number] => 10876199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Vapor deposition mask, vapor deposition method, and production method for organic EL display device
[patent_app_type] => utility
[patent_app_number] => 16/616440
[patent_app_country] => US
[patent_app_date] => 2017-12-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 14372
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16616440
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/616440 | Vapor deposition mask, vapor deposition method, and production method for organic EL display device | Dec 24, 2017 | Issued |