Tom Thomas

Array ( [id] => 3006662 [patent_doc_number] => 05330931 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Method of making a capacitor for an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/125264 [patent_app_country] => US [patent_app_date] => 1993-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 6488 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/330/05330931.pdf [firstpage_image] =>[orig_patent_app_number] => 125264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3694615 [patent_doc_number] => 05618744 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Manufacturing method and apparatus of a semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 8/124702 [patent_app_country] => US [patent_app_date] => 1993-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 67 [patent_figures_cnt] => 124 [patent_no_of_words] => 21124 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/618/05618744.pdf [firstpage_image] =>[orig_patent_app_number] => 124702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3444134 [patent_doc_number] => 05420060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'Method of making contract-free floating-gate memory array with silicided buried bitlines and with single-step defined floating gates' [patent_app_type] => 1 [patent_app_number] => 8/140410 [patent_app_country] => US [patent_app_date] => 1993-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 3485 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420060.pdf [firstpage_image] =>[orig_patent_app_number] => 140410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3064438 [patent_doc_number] => 05352622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Stacked capacitor with a thin film ceramic oxide layer' [patent_app_type] => 1 [patent_app_number] => 8/116222 [patent_app_country] => US [patent_app_date] => 1993-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 5398 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/352/05352622.pdf [firstpage_image] =>[orig_patent_app_number] => 116222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3071607 [patent_doc_number] => 05364813 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-15 [patent_title] => 'Stacked DRAM poly plate capacitor' [patent_app_type] => 1 [patent_app_number] => 8/114150 [patent_app_country] => US [patent_app_date] => 1993-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3552 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/364/05364813.pdf [firstpage_image] =>[orig_patent_app_number] => 114150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3410017 [patent_doc_number] => 05438013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-01 [patent_title] => 'Method of making a semiconductor memory device having a capacitor' [patent_app_type] => 1 [patent_app_number] => 8/112090 [patent_app_country] => US [patent_app_date] => 1993-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 35 [patent_no_of_words] => 8198 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/438/05438013.pdf [firstpage_image] =>[orig_patent_app_number] => 112090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3026968 [patent_doc_number] => 05348905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-20 [patent_title] => 'Method of making diffused buried plate trench DRAM cell array' [patent_app_type] => 1 [patent_app_number] => 8/112406 [patent_app_country] => US [patent_app_date] => 1993-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5151 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/348/05348905.pdf [firstpage_image] =>[orig_patent_app_number] => 112406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3093261 [patent_doc_number] => 05369048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Stack capacitor DRAM cell with buried bit-line and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 8/112126 [patent_app_country] => US [patent_app_date] => 1993-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2605 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369048.pdf [firstpage_image] =>[orig_patent_app_number] => 112126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3446187 [patent_doc_number] => 05387533 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'Method of making dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/109520 [patent_app_country] => US [patent_app_date] => 1993-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 3642 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 760 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/387/05387533.pdf [firstpage_image] =>[orig_patent_app_number] => 109520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3004545 [patent_doc_number] => 05374579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-20 [patent_title] => 'Method of fabricating a semiconductor DRAM' [patent_app_type] => 1 [patent_app_number] => 8/108518 [patent_app_country] => US [patent_app_date] => 1993-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3827 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/374/05374579.pdf [firstpage_image] =>[orig_patent_app_number] => 108518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421823 [patent_doc_number] => 05389558 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'Method of making a semiconductor memory circuit device' [patent_app_type] => 1 [patent_app_number] => 8/104014 [patent_app_country] => US [patent_app_date] => 1993-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 10928 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/389/05389558.pdf [firstpage_image] =>[orig_patent_app_number] => 104014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3410004 [patent_doc_number] => 05438012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-01 [patent_title] => 'Method of fabricating capacitor element in super-LSI' [patent_app_type] => 1 [patent_app_number] => 8/102634 [patent_app_country] => US [patent_app_date] => 1993-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 2514 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/438/05438012.pdf [firstpage_image] =>[orig_patent_app_number] => 102634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3476172 [patent_doc_number] => 05432113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Method of making a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/102008 [patent_app_country] => US [patent_app_date] => 1993-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 1949 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432113.pdf [firstpage_image] =>[orig_patent_app_number] => 102008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3043848 [patent_doc_number] => 05334548 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-02 [patent_title] => 'High performance composed pillar dRAM cell' [patent_app_type] => 1 [patent_app_number] => 8/099822 [patent_app_country] => US [patent_app_date] => 1993-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 31 [patent_no_of_words] => 7070 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/334/05334548.pdf [firstpage_image] =>[orig_patent_app_number] => 099822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122115 [patent_doc_number] => 05384275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Method of manufacturing a semiconductor integrated circuit device, and an electronic circuit device' [patent_app_type] => 1 [patent_app_number] => 8/099594 [patent_app_country] => US [patent_app_date] => 1993-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 9068 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384275.pdf [firstpage_image] =>[orig_patent_app_number] => 099594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006590 [patent_doc_number] => 05354704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-11 [patent_title] => 'Symmetric SRAM cell with buried N+ local interconnection line' [patent_app_type] => 1 [patent_app_number] => 8/102978 [patent_app_country] => US [patent_app_date] => 1993-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4530 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/354/05354704.pdf [firstpage_image] =>[orig_patent_app_number] => 102978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3070382 [patent_doc_number] => 05336632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Method for manufacturing capacitor and bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 8/096987 [patent_app_country] => US [patent_app_date] => 1993-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 1711 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336632.pdf [firstpage_image] =>[orig_patent_app_number] => 096987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3450264 [patent_doc_number] => 05385858 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-31 [patent_title] => 'Method for fabricating semiconductor device having memory cell of stacked capacitor type' [patent_app_type] => 1 [patent_app_number] => 8/096728 [patent_app_country] => US [patent_app_date] => 1993-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 1965 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/385/05385858.pdf [firstpage_image] =>[orig_patent_app_number] => 096728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3093760 [patent_doc_number] => 05298447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-29 [patent_title] => 'Method of fabricating a flash memory cell' [patent_app_type] => 1 [patent_app_number] => 8/094744 [patent_app_country] => US [patent_app_date] => 1993-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2196 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/298/05298447.pdf [firstpage_image] =>[orig_patent_app_number] => 094744 [rel_patent_id] =>[rel_patent_doc_number] =>)