Tom Thomas

Array ( [id] => 2893985 [patent_doc_number] => 05244823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-14 [patent_title] => 'Process for fabricating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/958451 [patent_app_country] => US [patent_app_date] => 1992-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2319 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/244/05244823.pdf [firstpage_image] =>[orig_patent_app_number] => 958451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2960648 [patent_doc_number] => 05273928 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-28 [patent_title] => 'Method of manufacturing semiconductor memory device having trench capacitors' [patent_app_type] => 1 [patent_app_number] => 7/953980 [patent_app_country] => US [patent_app_date] => 1992-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 2660 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/273/05273928.pdf [firstpage_image] =>[orig_patent_app_number] => 953980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3057284 [patent_doc_number] => 05350706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'CMOS memory cell array' [patent_app_type] => 1 [patent_app_number] => 7/954368 [patent_app_country] => US [patent_app_date] => 1992-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2744 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/350/05350706.pdf [firstpage_image] =>[orig_patent_app_number] => 954368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3033862 [patent_doc_number] => 05300450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'High performance composed pillar DRAM cell' [patent_app_type] => 1 [patent_app_number] => 7/951639 [patent_app_country] => US [patent_app_date] => 1992-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 31 [patent_no_of_words] => 7075 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/300/05300450.pdf [firstpage_image] =>[orig_patent_app_number] => 951639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038714 [patent_doc_number] => 05376575 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Method of making dynamic random access memory having a vertical transistor' [patent_app_type] => 1 [patent_app_number] => 7/951174 [patent_app_country] => US [patent_app_date] => 1992-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2850 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 488 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/376/05376575.pdf [firstpage_image] =>[orig_patent_app_number] => 951174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3093186 [patent_doc_number] => 05292677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Reduced mask CMOS process for fabricating stacked capacitor multi-megabit dynamic random access memories utilizing single etch stop layer for contacts' [patent_app_type] => 1 [patent_app_number] => 7/947523 [patent_app_country] => US [patent_app_date] => 1992-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 9693 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/292/05292677.pdf [firstpage_image] =>[orig_patent_app_number] => 947523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459164 [patent_doc_number] => 05382532 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-17 [patent_title] => 'Method for fabricating CMOS semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 7/946080 [patent_app_country] => US [patent_app_date] => 1992-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 68 [patent_no_of_words] => 12822 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/382/05382532.pdf [firstpage_image] =>[orig_patent_app_number] => 946080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2953287 [patent_doc_number] => 05231044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-27 [patent_title] => 'Method of making semiconductor memory elements' [patent_app_type] => 1 [patent_app_number] => 7/944860 [patent_app_country] => US [patent_app_date] => 1992-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 24 [patent_no_of_words] => 3673 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 387 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/231/05231044.pdf [firstpage_image] =>[orig_patent_app_number] => 944860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952381 [patent_doc_number] => 05242852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method for manufacturing a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/944883 [patent_app_country] => US [patent_app_date] => 1992-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 2889 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242852.pdf [firstpage_image] =>[orig_patent_app_number] => 944883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2890293 [patent_doc_number] => 05270232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Process for fabricating field effect transistor' [patent_app_type] => 1 [patent_app_number] => 7/943018 [patent_app_country] => US [patent_app_date] => 1992-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 98 [patent_no_of_words] => 10650 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270232.pdf [firstpage_image] =>[orig_patent_app_number] => 943018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3446158 [patent_doc_number] => 05387531 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'Hole capacitor for dram cell and a fabrication method thereof' [patent_app_type] => 1 [patent_app_number] => 7/942228 [patent_app_country] => US [patent_app_date] => 1992-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 1584 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/387/05387531.pdf [firstpage_image] =>[orig_patent_app_number] => 942228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2890453 [patent_doc_number] => 05270240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Four poly EPROM process and structure comprising a conductive source line structure and self-aligned polycrystalline silicon digit lines' [patent_app_type] => 1 [patent_app_number] => 7/942707 [patent_app_country] => US [patent_app_date] => 1992-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 21 [patent_no_of_words] => 4374 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270240.pdf [firstpage_image] =>[orig_patent_app_number] => 942707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2961231 [patent_doc_number] => 05264386 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-23 [patent_title] => 'Read only memory manufacturing method' [patent_app_type] => 1 [patent_app_number] => 7/941807 [patent_app_country] => US [patent_app_date] => 1992-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 2206 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 439 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/264/05264386.pdf [firstpage_image] =>[orig_patent_app_number] => 941807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2905048 [patent_doc_number] => 05215933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-01 [patent_title] => 'Method of manufacturing nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/940787 [patent_app_country] => US [patent_app_date] => 1992-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2605 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/215/05215933.pdf [firstpage_image] =>[orig_patent_app_number] => 940787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459269 [patent_doc_number] => 05382539 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-17 [patent_title] => 'Method for manufacturing a semiconductor device including nonvolatile memories' [patent_app_type] => 1 [patent_app_number] => 7/936094 [patent_app_country] => US [patent_app_date] => 1992-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 4369 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/382/05382539.pdf [firstpage_image] =>[orig_patent_app_number] => 936094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2890437 [patent_doc_number] => 05270239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Method for manufacturing a dynamic random access memory cell' [patent_app_type] => 1 [patent_app_number] => 7/932704 [patent_app_country] => US [patent_app_date] => 1992-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1975 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270239.pdf [firstpage_image] =>[orig_patent_app_number] => 932704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2893501 [patent_doc_number] => 05272102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-21 [patent_title] => 'Method of making semiconductor memory device and memory cells therefor' [patent_app_type] => 1 [patent_app_number] => 7/930938 [patent_app_country] => US [patent_app_date] => 1992-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 38 [patent_no_of_words] => 6025 [patent_no_of_claims] => 70 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/272/05272102.pdf [firstpage_image] =>[orig_patent_app_number] => 930938 [rel_patent_id] =>[rel_patent_doc_number] =>)