Tom Thomas

Array ( [id] => 2851259 [patent_doc_number] => 05089434 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-18 [patent_title] => 'Mask surrogate semiconductor process employing dopant-opaque region' [patent_app_type] => 1 [patent_app_number] => 7/467947 [patent_app_country] => US [patent_app_date] => 1990-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 41 [patent_no_of_words] => 7312 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/089/05089434.pdf [firstpage_image] =>[orig_patent_app_number] => 467947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2857380 [patent_doc_number] => 05084418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-01-28 [patent_title] => 'Method of making an array device with buried interconnects' [patent_app_type] => 1 [patent_app_number] => 7/465563 [patent_app_country] => US [patent_app_date] => 1990-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 1462 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/084/05084418.pdf [firstpage_image] =>[orig_patent_app_number] => 465563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2668872 [patent_doc_number] => 05034341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-23 [patent_title] => 'Method of making a memory cell array structure' [patent_app_type] => 1 [patent_app_number] => 7/461998 [patent_app_country] => US [patent_app_date] => 1990-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 8364 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/034/05034341.pdf [firstpage_image] =>[orig_patent_app_number] => 461998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2693650 [patent_doc_number] => 05019522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-05-28 [patent_title] => 'Method of making topographic pattern delineated power MOSFET with profile tailored recessed source' [patent_app_type] => 1 [patent_app_number] => 7/460258 [patent_app_country] => US [patent_app_date] => 1990-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 40 [patent_no_of_words] => 7314 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/019/05019522.pdf [firstpage_image] =>[orig_patent_app_number] => 460258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2602483 [patent_doc_number] => 04948747 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-14 [patent_title] => 'Method of making an integrated circuit resistor' [patent_app_type] => 1 [patent_app_number] => 7/451900 [patent_app_country] => US [patent_app_date] => 1989-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2071 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/948/04948747.pdf [firstpage_image] =>[orig_patent_app_number] => 451900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2686837 [patent_doc_number] => 05049516 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-17 [patent_title] => 'Method of manufacturing semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/451066 [patent_app_country] => US [patent_app_date] => 1989-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 25 [patent_no_of_words] => 4831 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/049/05049516.pdf [firstpage_image] =>[orig_patent_app_number] => 451066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2686872 [patent_doc_number] => 05049518 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-17 [patent_title] => 'Method of making a trench dram cell' [patent_app_type] => 1 [patent_app_number] => 7/450515 [patent_app_country] => US [patent_app_date] => 1989-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 2574 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/049/05049518.pdf [firstpage_image] =>[orig_patent_app_number] => 450515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2747386 [patent_doc_number] => 05037772 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-06 [patent_title] => 'Method for forming a polysilicon to polysilicon capacitor' [patent_app_type] => 1 [patent_app_number] => 7/450334 [patent_app_country] => US [patent_app_date] => 1989-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 2799 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/037/05037772.pdf [firstpage_image] =>[orig_patent_app_number] => 450334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2713135 [patent_doc_number] => 05053352 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-01 [patent_title] => 'Method of forming an integrated circuit with pn-junction capacitor' [patent_app_type] => 1 [patent_app_number] => 7/447849 [patent_app_country] => US [patent_app_date] => 1989-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 936 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/053/05053352.pdf [firstpage_image] =>[orig_patent_app_number] => 447849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2732827 [patent_doc_number] => 05032533 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-16 [patent_title] => 'Method of making a nonvolatile memory cell with field-plate switch' [patent_app_type] => 1 [patent_app_number] => 7/444585 [patent_app_country] => US [patent_app_date] => 1989-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 5186 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/032/05032533.pdf [firstpage_image] =>[orig_patent_app_number] => 444585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2734602 [patent_doc_number] => 05077228 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-31 [patent_title] => 'Process for simultaneous formation of trench contact and vertical transistor gate and structure' [patent_app_type] => 1 [patent_app_number] => 7/444508 [patent_app_country] => US [patent_app_date] => 1989-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 2933 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/077/05077228.pdf [firstpage_image] =>[orig_patent_app_number] => 444508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2824646 [patent_doc_number] => 05116776 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-05-26 [patent_title] => 'Method of making a stacked copacitor for DRAM cell' [patent_app_type] => 1 [patent_app_number] => 7/443897 [patent_app_country] => US [patent_app_date] => 1989-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2538 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/116/05116776.pdf [firstpage_image] =>[orig_patent_app_number] => 443897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2656242 [patent_doc_number] => 04971921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-20 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 7/440213 [patent_app_country] => US [patent_app_date] => 1989-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 6545 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 543 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/971/04971921.pdf [firstpage_image] =>[orig_patent_app_number] => 440213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2644885 [patent_doc_number] => 04980308 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Method of making a thin film transistor' [patent_app_type] => 1 [patent_app_number] => 7/433449 [patent_app_country] => US [patent_app_date] => 1989-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3023 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980308.pdf [firstpage_image] =>[orig_patent_app_number] => 433449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2624222 [patent_doc_number] => 04950619 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-21 [patent_title] => 'Method for the fabrication of a high resistance load resistor utilizing side wall polysilicon spacers' [patent_app_type] => 1 [patent_app_number] => 7/434241 [patent_app_country] => US [patent_app_date] => 1989-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2094 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/950/04950619.pdf [firstpage_image] =>[orig_patent_app_number] => 434241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2834349 [patent_doc_number] => 05120674 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-09 [patent_title] => 'Method of making stacked capacitor DRAM cell' [patent_app_type] => 1 [patent_app_number] => 7/431790 [patent_app_country] => US [patent_app_date] => 1989-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 2537 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/120/05120674.pdf [firstpage_image] =>[orig_patent_app_number] => 431790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2632339 [patent_doc_number] => 04977099 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-11 [patent_title] => 'Method for fabricating semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/430691 [patent_app_country] => US [patent_app_date] => 1989-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2587 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/977/04977099.pdf [firstpage_image] =>[orig_patent_app_number] => 430691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2709292 [patent_doc_number] => 05061651 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-29 [patent_title] => 'Method of making dram cell with stacked capacitor' [patent_app_type] => 1 [patent_app_number] => 7/428045 [patent_app_country] => US [patent_app_date] => 1989-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 24 [patent_no_of_words] => 3310 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/061/05061651.pdf [firstpage_image] =>[orig_patent_app_number] => 428045 [rel_patent_id] =>[rel_patent_doc_number] =>)