
Tom Thomas
Supervisory Patent Examiner (ID: 139, Phone: (571)272-1664 , Office: P/2893 )
| Most Active Art Unit | 1104 |
| Art Unit(s) | 2899, 1104, 2893, 2811 |
| Total Applications | 746 |
| Issued Applications | 628 |
| Pending Applications | 6 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3552871
[patent_doc_number] => 05518940
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-21
[patent_title] => 'Method of manufacturing thin film transistors in a liquid crystal display'
[patent_app_type] => 1
[patent_app_number] => 8/368906
[patent_app_country] => US
[patent_app_date] => 1995-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 35
[patent_no_of_words] => 9692
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/518/05518940.pdf
[firstpage_image] =>[orig_patent_app_number] => 368906
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/368906 | Method of manufacturing thin film transistors in a liquid crystal display | Jan 4, 1995 | Issued |
Array
(
[id] => 3480428
[patent_doc_number] => 05457064
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-10
[patent_title] => 'Dynamic random access memory having improved layout and method of arranging memory cells of the dynamic random access memory'
[patent_app_type] => 1
[patent_app_number] => 8/366936
[patent_app_country] => US
[patent_app_date] => 1994-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 5638
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 423
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/457/05457064.pdf
[firstpage_image] =>[orig_patent_app_number] => 366936
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/366936 | Dynamic random access memory having improved layout and method of arranging memory cells of the dynamic random access memory | Dec 29, 1994 | Issued |
Array
(
[id] => 3112085
[patent_doc_number] => 05464787
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-07
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 8/366770
[patent_app_country] => US
[patent_app_date] => 1994-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4455
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 441
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/464/05464787.pdf
[firstpage_image] =>[orig_patent_app_number] => 366770
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/366770 | Semiconductor device and a method of manufacturing the same | Dec 29, 1994 | Issued |
Array
(
[id] => 3589255
[patent_doc_number] => 05496759
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-05
[patent_title] => 'Highly producible magnetoresistive RAM process'
[patent_app_type] => 1
[patent_app_number] => 8/365852
[patent_app_country] => US
[patent_app_date] => 1994-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 1829
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/496/05496759.pdf
[firstpage_image] =>[orig_patent_app_number] => 365852
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/365852 | Highly producible magnetoresistive RAM process | Dec 28, 1994 | Issued |
Array
(
[id] => 3492011
[patent_doc_number] => 05536671
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-16
[patent_title] => 'Method for fabricating capacitor of a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/365344
[patent_app_country] => US
[patent_app_date] => 1994-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2546
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/536/05536671.pdf
[firstpage_image] =>[orig_patent_app_number] => 365344
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/365344 | Method for fabricating capacitor of a semiconductor device | Dec 27, 1994 | Issued |
Array
(
[id] => 3546830
[patent_doc_number] => 05545582
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-13
[patent_title] => 'Method for manufacturing semiconductor device capacitor'
[patent_app_type] => 1
[patent_app_number] => 8/365446
[patent_app_country] => US
[patent_app_date] => 1994-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2126
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/545/05545582.pdf
[firstpage_image] =>[orig_patent_app_number] => 365446
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/365446 | Method for manufacturing semiconductor device capacitor | Dec 27, 1994 | Issued |
Array
(
[id] => 3552047
[patent_doc_number] => 05492849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-20
[patent_title] => 'Method of forming a capacitor in a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/364302
[patent_app_country] => US
[patent_app_date] => 1994-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 4067
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/492/05492849.pdf
[firstpage_image] =>[orig_patent_app_number] => 364302
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/364302 | Method of forming a capacitor in a semiconductor device | Dec 26, 1994 | Issued |
Array
(
[id] => 3664546
[patent_doc_number] => 05597753
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-28
[patent_title] => 'CVD oxide coding method for ultra-high density mask read-only-memory (ROM)'
[patent_app_type] => 1
[patent_app_number] => 8/364318
[patent_app_country] => US
[patent_app_date] => 1994-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5140
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/597/05597753.pdf
[firstpage_image] =>[orig_patent_app_number] => 364318
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/364318 | CVD oxide coding method for ultra-high density mask read-only-memory (ROM) | Dec 26, 1994 | Issued |
Array
(
[id] => 3453076
[patent_doc_number] => 05451534
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-19
[patent_title] => 'Method of making single layer thin film transistor static random access memory cell'
[patent_app_type] => 1
[patent_app_number] => 8/355656
[patent_app_country] => US
[patent_app_date] => 1994-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4645
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/451/05451534.pdf
[firstpage_image] =>[orig_patent_app_number] => 355656
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/355656 | Method of making single layer thin film transistor static random access memory cell | Dec 13, 1994 | Issued |
Array
(
[id] => 3728020
[patent_doc_number] => 05652163
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-29
[patent_title] => 'Use of reticle stitching to provide design flexibility'
[patent_app_type] => 1
[patent_app_number] => 8/357728
[patent_app_country] => US
[patent_app_date] => 1994-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5002
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/652/05652163.pdf
[firstpage_image] =>[orig_patent_app_number] => 357728
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/357728 | Use of reticle stitching to provide design flexibility | Dec 12, 1994 | Issued |
Array
(
[id] => 3546817
[patent_doc_number] => 05545581
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-13
[patent_title] => 'Plug strap process utilizing selective nitride and oxide etches'
[patent_app_type] => 1
[patent_app_number] => 8/350445
[patent_app_country] => US
[patent_app_date] => 1994-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4077
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/545/05545581.pdf
[firstpage_image] =>[orig_patent_app_number] => 350445
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/350445 | Plug strap process utilizing selective nitride and oxide etches | Dec 5, 1994 | Issued |
Array
(
[id] => 3589224
[patent_doc_number] => 05496757
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-05
[patent_title] => 'Process for producing storage capacitors for DRAM cells'
[patent_app_type] => 1
[patent_app_number] => 8/351464
[patent_app_country] => US
[patent_app_date] => 1994-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3711
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/496/05496757.pdf
[firstpage_image] =>[orig_patent_app_number] => 351464
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/351464 | Process for producing storage capacitors for DRAM cells | Dec 5, 1994 | Issued |
Array
(
[id] => 3592393
[patent_doc_number] => 05488009
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-30
[patent_title] => 'Post-titanium nitride mask ROM programming method'
[patent_app_type] => 1
[patent_app_number] => 8/344004
[patent_app_country] => US
[patent_app_date] => 1994-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 23
[patent_no_of_words] => 4131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/488/05488009.pdf
[firstpage_image] =>[orig_patent_app_number] => 344004
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/344004 | Post-titanium nitride mask ROM programming method | Nov 22, 1994 | Issued |
Array
(
[id] => 3441984
[patent_doc_number] => 05466625
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-14
[patent_title] => 'Method of making a high-density DRAM structure on SOI'
[patent_app_type] => 1
[patent_app_number] => 8/346207
[patent_app_country] => US
[patent_app_date] => 1994-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 1910
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/466/05466625.pdf
[firstpage_image] =>[orig_patent_app_number] => 346207
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/346207 | Method of making a high-density DRAM structure on SOI | Nov 21, 1994 | Issued |
Array
(
[id] => 3564937
[patent_doc_number] => 05482883
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-09
[patent_title] => 'Method for fabricating low leakage substrate plate trench DRAM cells and devices formed thereby'
[patent_app_type] => 1
[patent_app_number] => 8/337570
[patent_app_country] => US
[patent_app_date] => 1994-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 5403
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/482/05482883.pdf
[firstpage_image] =>[orig_patent_app_number] => 337570
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/337570 | Method for fabricating low leakage substrate plate trench DRAM cells and devices formed thereby | Nov 9, 1994 | Issued |
| 08/336554 | PROCESS FOR FABRICATING READ ONLY MEMORIES, WITH PROGRAMMING STEP PERFORMED MIDWAY THROUGH THE FABRICATION PROCESS | Nov 8, 1994 | Abandoned |
Array
(
[id] => 3552006
[patent_doc_number] => 05492846
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-20
[patent_title] => 'Fabrication method of nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/334318
[patent_app_country] => US
[patent_app_date] => 1994-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 36
[patent_no_of_words] => 8103
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/492/05492846.pdf
[firstpage_image] =>[orig_patent_app_number] => 334318
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/334318 | Fabrication method of nonvolatile semiconductor memory device | Oct 31, 1994 | Issued |
Array
(
[id] => 3613265
[patent_doc_number] => 05510287
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-23
[patent_title] => 'Method of making vertical channel mask ROM'
[patent_app_type] => 1
[patent_app_number] => 8/332908
[patent_app_country] => US
[patent_app_date] => 1994-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2658
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/510/05510287.pdf
[firstpage_image] =>[orig_patent_app_number] => 332908
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/332908 | Method of making vertical channel mask ROM | Oct 31, 1994 | Issued |
Array
(
[id] => 3493793
[patent_doc_number] => 05508234
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-16
[patent_title] => 'Microcavity structures, fabrication processes, and applications thereof'
[patent_app_type] => 1
[patent_app_number] => 8/331440
[patent_app_country] => US
[patent_app_date] => 1994-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 35
[patent_no_of_words] => 4667
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/508/05508234.pdf
[firstpage_image] =>[orig_patent_app_number] => 331440
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/331440 | Microcavity structures, fabrication processes, and applications thereof | Oct 30, 1994 | Issued |
Array
(
[id] => 3509596
[patent_doc_number] => 05563085
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/328814
[patent_app_country] => US
[patent_app_date] => 1994-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 3445
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/563/05563085.pdf
[firstpage_image] =>[orig_patent_app_number] => 328814
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/328814 | Method of manufacturing a semiconductor device | Oct 24, 1994 | Issued |