Tom Thomas

Array ( [id] => 3106234 [patent_doc_number] => 05418176 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Process for producing memory devices having narrow buried N+ lines' [patent_app_type] => 1 [patent_app_number] => 8/197748 [patent_app_country] => US [patent_app_date] => 1994-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1728 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418176.pdf [firstpage_image] =>[orig_patent_app_number] => 197748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3441938 [patent_doc_number] => 05466622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-14 [patent_title] => 'Process for fabricating integrated devices including nonvolatile memories and transistors with tunnel oxide protection' [patent_app_type] => 1 [patent_app_number] => 8/196634 [patent_app_country] => US [patent_app_date] => 1994-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 3919 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/466/05466622.pdf [firstpage_image] =>[orig_patent_app_number] => 196634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3064456 [patent_doc_number] => 05352623 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/196486 [patent_app_country] => US [patent_app_date] => 1994-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3028 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/352/05352623.pdf [firstpage_image] =>[orig_patent_app_number] => 196486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993865 [patent_doc_number] => 05362665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Method of making vertical DRAM cross point memory cell' [patent_app_type] => 1 [patent_app_number] => 8/194736 [patent_app_country] => US [patent_app_date] => 1994-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 3784 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/362/05362665.pdf [firstpage_image] =>[orig_patent_app_number] => 194736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3472192 [patent_doc_number] => 05476806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Semiconductor device and method for making thereof' [patent_app_type] => 1 [patent_app_number] => 8/195234 [patent_app_country] => US [patent_app_date] => 1994-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 23 [patent_no_of_words] => 3469 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/476/05476806.pdf [firstpage_image] =>[orig_patent_app_number] => 195234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993208 [patent_doc_number] => 05362632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Barrier process for Ta.sub.2 O.sub.5 capacitor' [patent_app_type] => 1 [patent_app_number] => 8/193678 [patent_app_country] => US [patent_app_date] => 1994-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1118 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/362/05362632.pdf [firstpage_image] =>[orig_patent_app_number] => 193678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993845 [patent_doc_number] => 05362664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Method for fabricating a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/190304 [patent_app_country] => US [patent_app_date] => 1994-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 2083 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/362/05362664.pdf [firstpage_image] =>[orig_patent_app_number] => 190304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3504990 [patent_doc_number] => 05514613 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => 'Parallel manufacturing of semiconductor devices and the resulting structure' [patent_app_type] => 1 [patent_app_number] => 8/189024 [patent_app_country] => US [patent_app_date] => 1994-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3752 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/514/05514613.pdf [firstpage_image] =>[orig_patent_app_number] => 189024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038582 [patent_doc_number] => 05376568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Method of fabricating high voltage complementary metal oxide semiconductor transistors' [patent_app_type] => 1 [patent_app_number] => 8/186766 [patent_app_country] => US [patent_app_date] => 1994-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 1705 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/376/05376568.pdf [firstpage_image] =>[orig_patent_app_number] => 186766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3480508 [patent_doc_number] => 05405796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Capacitor and method of formation and a memory cell formed therefrom' [patent_app_type] => 1 [patent_app_number] => 8/182470 [patent_app_country] => US [patent_app_date] => 1994-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4723 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/405/05405796.pdf [firstpage_image] =>[orig_patent_app_number] => 182470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3551994 [patent_doc_number] => 05492845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Method of producing MOS devices' [patent_app_type] => 1 [patent_app_number] => 8/181090 [patent_app_country] => US [patent_app_date] => 1994-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2053 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/492/05492845.pdf [firstpage_image] =>[orig_patent_app_number] => 181090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107154 [patent_doc_number] => 05407853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Method of making semiconductor integrated circuit device having single-element type non-volatile memory elements' [patent_app_type] => 1 [patent_app_number] => 8/179960 [patent_app_country] => US [patent_app_date] => 1994-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7360 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/407/05407853.pdf [firstpage_image] =>[orig_patent_app_number] => 179960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421923 [patent_doc_number] => 05389565 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'Method of fabricating high threshold metal oxide silicon read-only-memory transistors' [patent_app_type] => 1 [patent_app_number] => 8/179492 [patent_app_country] => US [patent_app_date] => 1994-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3863 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/389/05389565.pdf [firstpage_image] =>[orig_patent_app_number] => 179492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3036921 [patent_doc_number] => 05372965 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Method for fabricating capacitor of semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/174322 [patent_app_country] => US [patent_app_date] => 1993-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2771 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/372/05372965.pdf [firstpage_image] =>[orig_patent_app_number] => 174322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3458989 [patent_doc_number] => 05441909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-15 [patent_title] => 'Method for constructing charge storage electrode of semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/175250 [patent_app_country] => US [patent_app_date] => 1993-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 5134 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/441/05441909.pdf [firstpage_image] =>[orig_patent_app_number] => 175250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3115223 [patent_doc_number] => 05449635 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Method of fabricating a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/174228 [patent_app_country] => US [patent_app_date] => 1993-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 25 [patent_no_of_words] => 3809 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/449/05449635.pdf [firstpage_image] =>[orig_patent_app_number] => 174228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3493561 [patent_doc_number] => 05508218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Method for fabricating a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/174388 [patent_app_country] => US [patent_app_date] => 1993-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 3384 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/508/05508218.pdf [firstpage_image] =>[orig_patent_app_number] => 174388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3487093 [patent_doc_number] => 05474947 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Nonvolatile memory process' [patent_app_type] => 1 [patent_app_number] => 8/172984 [patent_app_country] => US [patent_app_date] => 1993-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 3513 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/474/05474947.pdf [firstpage_image] =>[orig_patent_app_number] => 172984 [rel_patent_id] =>[rel_patent_doc_number] =>)