Tomi Sweet Skibinski

Array ( [id] => 8225399 [patent_doc_number] => 20120139603 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-06-07 [patent_title] => 'TUNABLE DELAY CELL APPARATUS' [patent_app_type] => utility [patent_app_number] => 13/308735 [patent_app_country] => US [patent_app_date] => 2011-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3280 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13308735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8225381 [patent_doc_number] => 20120139586 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-06-07 [patent_title] => 'FREQUENCY SYNTHESIZER AND FREQUENCY SYNTHESIZING METHOD' [patent_app_type] => utility [patent_app_number] => 13/306407 [patent_app_country] => US [patent_app_date] => 2011-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4977 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13306407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8218086 [patent_doc_number] => 20120133408 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-31 [patent_title] => 'RACE FREE SEMI-DYNAMIC D-TYPE FLIP-FLOP' [patent_app_type] => utility [patent_app_number] => 13/300393 [patent_app_country] => US [patent_app_date] => 2011-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5344 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13300393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8819000 [patent_doc_number] => 20130120045 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-16 [patent_title] => 'CENTRALIZED POWER GATING CONTROL FOR PARTITIONED POWER GATES' [patent_app_type] => utility [patent_app_number] => 13/293613 [patent_app_country] => US [patent_app_date] => 2011-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5283 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13293613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9184700 [patent_doc_number] => 08624641 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-01-07 [patent_title] => 'Apparatus and method for driving a transistor' [patent_app_type] => utility [patent_app_number] => 13/288866 [patent_app_country] => US [patent_app_date] => 2011-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 50 [patent_no_of_words] => 25435 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 420 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8167466 [patent_doc_number] => 20120105135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-03 [patent_title] => 'INTEGRATED CIRCUIT CAPACITOR' [patent_app_type] => utility [patent_app_number] => 13/287449 [patent_app_country] => US [patent_app_date] => 2011-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4427 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20120105135.pdf [firstpage_image] =>[orig_patent_app_number] => 13287449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8789516 [patent_doc_number] => 20130106485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-02 [patent_title] => 'LEVEL SHIFTER' [patent_app_type] => utility [patent_app_number] => 13/284511 [patent_app_country] => US [patent_app_date] => 2011-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2563 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13284511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8789535 [patent_doc_number] => 20130106504 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-02 [patent_title] => 'INTEGRATED CIRCUITS WITH CASCODE TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 13/282836 [patent_app_country] => US [patent_app_date] => 2011-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4613 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13282836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8193423 [patent_doc_number] => 20120119578 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-17 [patent_title] => 'Semiconductor device having pull-up circuit and pull-down circuit' [patent_app_type] => utility [patent_app_number] => 13/317696 [patent_app_country] => US [patent_app_date] => 2011-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6854 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20120119578.pdf [firstpage_image] =>[orig_patent_app_number] => 13317696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8181038 [patent_doc_number] => 20120112806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'FREQUENCY SYNTHESIZER AND FREQUENCY SYNTHESIZING METHOD' [patent_app_type] => utility [patent_app_number] => 13/280820 [patent_app_country] => US [patent_app_date] => 2011-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4893 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112806.pdf [firstpage_image] =>[orig_patent_app_number] => 13280820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8777881 [patent_doc_number] => 20130099856 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-04-25 [patent_title] => 'Methods and Circuits for Achieving Rational Fractional Drive Currents in Circuits Employing FinFET Devices' [patent_app_type] => utility [patent_app_number] => 13/279608 [patent_app_country] => US [patent_app_date] => 2011-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3070 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13279608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8765450 [patent_doc_number] => 20130093487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-04-18 [patent_title] => 'ELECTRONIC DEVICE AND METHOD FOR LOW POWER RESET' [patent_app_type] => utility [patent_app_number] => 13/275862 [patent_app_country] => US [patent_app_date] => 2011-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4283 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10578695 [patent_doc_number] => 09301362 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-03-29 [patent_title] => 'LED driver circuit' [patent_app_type] => utility [patent_app_number] => 13/879055 [patent_app_country] => US [patent_app_date] => 2011-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 3783 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13879055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9367856 [patent_doc_number] => 20140077729 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-03-20 [patent_title] => 'RF GENERATOR' [patent_app_type] => utility [patent_app_number] => 14/115515 [patent_app_country] => US [patent_app_date] => 2011-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4310 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14115515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8414891 [patent_doc_number] => 20120242390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-27 [patent_title] => 'BRIDGE CIRCUIT PROVIDING A POLARITY INSENSITIVE POWER CONNECTION' [patent_app_type] => utility [patent_app_number] => 13/270726 [patent_app_country] => US [patent_app_date] => 2011-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9594 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13270726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8451269 [patent_doc_number] => 20120262215 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-10-18 [patent_title] => 'TIMING GENERATOR AND TEST APPARATUS' [patent_app_type] => utility [patent_app_number] => 13/253972 [patent_app_country] => US [patent_app_date] => 2011-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6719 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13253972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8743030 [patent_doc_number] => 20130082747 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-04-04 [patent_title] => 'VARIABLE FREQUENCY RATIOMETRIC MULTIPHASE PULSE WIDTH MODULATION GENERATION' [patent_app_type] => utility [patent_app_number] => 13/248271 [patent_app_country] => US [patent_app_date] => 2011-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4700 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13248271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8730836 [patent_doc_number] => 20130076405 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-28 [patent_title] => 'SYSTEMS AND METHODS FOR DISCHARGING BUS VOLTAGE USING SEMICONDUCTOR DEVICES' [patent_app_type] => utility [patent_app_number] => 13/243990 [patent_app_country] => US [patent_app_date] => 2011-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6757 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13243990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8474977 [patent_doc_number] => 20120274384 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-01 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/243437 [patent_app_country] => US [patent_app_date] => 2011-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3130 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13243437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7805713 [patent_doc_number] => 20120056665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-08 [patent_title] => 'INPUT/OUTPUT CIRCUIT WITH HIGH VOLTAGE TOLERANCE AND ASSOCIATED APPARATUS' [patent_app_type] => utility [patent_app_number] => 13/225718 [patent_app_country] => US [patent_app_date] => 2011-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3162 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20120056665.pdf [firstpage_image] =>[orig_patent_app_number] => 13225718 [rel_patent_id] =>[rel_patent_doc_number] =>)