
Tong-ho Kim
Examiner (ID: 18899, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1215 |
| Issued Applications | 1092 |
| Pending Applications | 117 |
| Abandoned Applications | 51 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20267044
[patent_doc_number] => 12438043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Semiconductor structure with staggered selective growth
[patent_app_type] => utility
[patent_app_number] => 18/738390
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 4508
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738390 | Semiconductor structure with staggered selective growth | Jun 9, 2024 | Issued |
Array
(
[id] => 19468323
[patent_doc_number] => 20240321993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => NANOWIRE TRANSISTOR AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/679459
[patent_app_country] => US
[patent_app_date] => 2024-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3110
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679459 | Nanowire transistor and method for fabricating the same | May 30, 2024 | Issued |
Array
(
[id] => 20177483
[patent_doc_number] => 12396248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => Semiconductor device fabrication methods and structures thereof
[patent_app_type] => utility
[patent_app_number] => 18/673960
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 40
[patent_no_of_words] => 6538
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18673960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/673960 | Semiconductor device fabrication methods and structures thereof | May 23, 2024 | Issued |
Array
(
[id] => 19452864
[patent_doc_number] => 20240312994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => GAP-INSULATED SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/672218
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672218
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672218 | Gap-insulated semiconductor device | May 22, 2024 | Issued |
Array
(
[id] => 19452937
[patent_doc_number] => 20240313067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => EFFECTIVE WORK FUNCTION TUNING VIA SILICIDE INDUCED INTERFACE DIPOLE MODULATION FOR METAL GATES
[patent_app_type] => utility
[patent_app_number] => 18/669199
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669199
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669199 | Effective work function tuning via silicide induced interface dipole modulation for metal gates | May 19, 2024 | Issued |
Array
(
[id] => 19452952
[patent_doc_number] => 20240313082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => AIR GAP IN INNER SPACERS AND METHODS OF FABRICATING THE SAME IN FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/669052
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8317
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669052 | Air gap in inner spacers and methods of fabricating the same in field-effect transistors | May 19, 2024 | Issued |
Array
(
[id] => 19828860
[patent_doc_number] => 12249656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Transistor, integrated circuit, and manufacturing method of transistor
[patent_app_type] => utility
[patent_app_number] => 18/665572
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 55
[patent_no_of_words] => 9669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18665572
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/665572 | Transistor, integrated circuit, and manufacturing method of transistor | May 15, 2024 | Issued |
Array
(
[id] => 20113191
[patent_doc_number] => 12363946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Source/drain contacts and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 18/655973
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 110
[patent_no_of_words] => 11130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655973
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655973 | Source/drain contacts and methods of forming same | May 5, 2024 | Issued |
Array
(
[id] => 20113191
[patent_doc_number] => 12363946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Source/drain contacts and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 18/655973
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 110
[patent_no_of_words] => 11130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655973
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655973 | Source/drain contacts and methods of forming same | May 5, 2024 | Issued |
Array
(
[id] => 19407343
[patent_doc_number] => 20240290854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => High Selectivity Etching With Germanium-Containing Gases
[patent_app_type] => utility
[patent_app_number] => 18/656033
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18656033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/656033 | High Selectivity Etching With Germanium-Containing Gases | May 5, 2024 | Pending |
Array
(
[id] => 20403417
[patent_doc_number] => 12493390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 18/650067
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13585
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18650067
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/650067 | Display device | Apr 28, 2024 | Issued |
Array
(
[id] => 19386827
[patent_doc_number] => 20240276697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => Gate-All-Around Field-Effect Transistors In Integrated Circuits
[patent_app_type] => utility
[patent_app_number] => 18/641904
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641904
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641904 | Gate-All-Around Field-Effect Transistors In Integrated Circuits | Apr 21, 2024 | Pending |
Array
(
[id] => 19349273
[patent_doc_number] => 20240258237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/633002
[patent_app_country] => US
[patent_app_date] => 2024-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18633002
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/633002 | Semiconductor devices | Apr 10, 2024 | Issued |
Array
(
[id] => 19349468
[patent_doc_number] => 20240258432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => CAPACITANCE REDUCTION FOR BACK-SIDE POWER RAIL DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/629002
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9139
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629002
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629002 | CAPACITANCE REDUCTION FOR BACK-SIDE POWER RAIL DEVICE | Apr 7, 2024 | Pending |
Array
(
[id] => 20163018
[patent_doc_number] => 12389675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Semiconductor device having nanosheet transistor and methods of fabrication thereof
[patent_app_type] => utility
[patent_app_number] => 18/625282
[patent_app_country] => US
[patent_app_date] => 2024-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 75
[patent_no_of_words] => 7708
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18625282
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/625282 | Semiconductor device having nanosheet transistor and methods of fabrication thereof | Apr 2, 2024 | Issued |
Array
(
[id] => 20163018
[patent_doc_number] => 12389675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Semiconductor device having nanosheet transistor and methods of fabrication thereof
[patent_app_type] => utility
[patent_app_number] => 18/625282
[patent_app_country] => US
[patent_app_date] => 2024-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 75
[patent_no_of_words] => 7708
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18625282
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/625282 | Semiconductor device having nanosheet transistor and methods of fabrication thereof | Apr 2, 2024 | Issued |
Array
(
[id] => 19981882
[patent_doc_number] => 12349384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Isolation structures in multi-gate semiconductor devices and methods of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/623390
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 3232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623390 | Isolation structures in multi-gate semiconductor devices and methods of fabricating the same | Mar 31, 2024 | Issued |
Array
(
[id] => 19321580
[patent_doc_number] => 20240243127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => MULTI-GATE DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/623885
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623885
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623885 | MULTI-GATE DEVICE STRUCTURE | Mar 31, 2024 | Pending |
Array
(
[id] => 19981882
[patent_doc_number] => 12349384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Isolation structures in multi-gate semiconductor devices and methods of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/623390
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 3232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623390 | Isolation structures in multi-gate semiconductor devices and methods of fabricating the same | Mar 31, 2024 | Issued |
Array
(
[id] => 19973982
[patent_doc_number] => 12342616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/613296
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 33
[patent_no_of_words] => 5538
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613296
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613296 | Semiconductor device structure and methods of forming the same | Mar 21, 2024 | Issued |