
Tong-ho Kim
Examiner (ID: 282, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1305 |
| Issued Applications | 1141 |
| Pending Applications | 141 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16944388
[patent_doc_number] => 11056641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Spin-orbit-torque magnetization rotational element, spin-orbit-torque magnetoresistance effect element, and magnetic memory
[patent_app_type] => utility
[patent_app_number] => 16/578714
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 10628
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578714 | Spin-orbit-torque magnetization rotational element, spin-orbit-torque magnetoresistance effect element, and magnetic memory | Sep 22, 2019 | Issued |
Array
(
[id] => 15840771
[patent_doc_number] => 20200135668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/577963
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7915
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577963
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577963 | SEMICONDUCTOR DEVICE | Sep 19, 2019 | Abandoned |
Array
(
[id] => 16286209
[patent_doc_number] => 20200279811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => APPARATUS AND METHOD OF FORMING BACKSIDE BURIED CONDUCTOR IN INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/577591
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4059
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577591 | Apparatus and method of forming backside buried conductor in integrated circuit | Sep 19, 2019 | Issued |
Array
(
[id] => 16896284
[patent_doc_number] => 11037846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Semiconductor package structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/578088
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4748
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578088
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578088 | Semiconductor package structure and method of manufacturing the same | Sep 19, 2019 | Issued |
Array
(
[id] => 17107593
[patent_doc_number] => 11127820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Quantum well field-effect transistor and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/577570
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2722
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577570
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577570 | Quantum well field-effect transistor and method for manufacturing the same | Sep 19, 2019 | Issued |
Array
(
[id] => 16723784
[patent_doc_number] => 20210090931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => SEMICONDUCTOR DEVICE PACKAGES AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/578062
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6127
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -42
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578062
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578062 | Semiconductor device packages and method for manufacturing the same | Sep 19, 2019 | Issued |
Array
(
[id] => 16425039
[patent_doc_number] => 20200350237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => LEAD FRAME PACKAGE HAVING CONDUCTIVE SURFACE WITH INTEGRAL LEAD FINGER
[patent_app_type] => utility
[patent_app_number] => 16/577988
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577988
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577988 | Lead frame package having conductive surface with integral lead finger | Sep 19, 2019 | Issued |
Array
(
[id] => 16410115
[patent_doc_number] => 10818680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Split gate non-volatile memory cells and logic devices with FINFET structure, and method of making same
[patent_app_type] => utility
[patent_app_number] => 16/578104
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 54
[patent_no_of_words] => 4506
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578104
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578104 | Split gate non-volatile memory cells and logic devices with FINFET structure, and method of making same | Sep 19, 2019 | Issued |
Array
(
[id] => 16509536
[patent_doc_number] => 20200388792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/611515
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16611515
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/611515 | Display device and method of manufacturing same | Sep 19, 2019 | Issued |
Array
(
[id] => 15352007
[patent_doc_number] => 20200013895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHODS FOR CRYSTALLIZING METAL OXIDE SEMICONDUCTOR LAYER
[patent_app_type] => utility
[patent_app_number] => 16/575576
[patent_app_country] => US
[patent_app_date] => 2019-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16575576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/575576 | Semiconductor structure and methods for crystallizing metal oxide semiconductor layer | Sep 18, 2019 | Issued |
Array
(
[id] => 15331687
[patent_doc_number] => 20200006173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => Integrated Circuit Package and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/568615
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11839
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16568615
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/568615 | Integrated circuit package and method of forming same | Sep 11, 2019 | Issued |
Array
(
[id] => 16148445
[patent_doc_number] => 10707304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Vertically stacked nFET and pFET with dual work function
[patent_app_type] => utility
[patent_app_number] => 16/564795
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7310
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564795
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564795 | Vertically stacked nFET and pFET with dual work function | Sep 8, 2019 | Issued |
Array
(
[id] => 16738966
[patent_doc_number] => 10964632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/564083
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 4879
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564083
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564083 | Semiconductor device | Sep 8, 2019 | Issued |
Array
(
[id] => 16194299
[patent_doc_number] => 20200235148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 16/564143
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564143
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564143 | Image sensor | Sep 8, 2019 | Issued |
Array
(
[id] => 15300343
[patent_doc_number] => 20190393307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => VERTICALLY STACKED NFET AND PFET WITH DUAL WORK FUNCTION
[patent_app_type] => utility
[patent_app_number] => 16/564823
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7310
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564823 | Vertically stacked nFET and pFET with dual work function | Sep 8, 2019 | Issued |
Array
(
[id] => 16835236
[patent_doc_number] => 11011496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Semiconductor device packages and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/563716
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 4321
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16563716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/563716 | Semiconductor device packages and methods of manufacturing the same | Sep 5, 2019 | Issued |
Array
(
[id] => 16593905
[patent_doc_number] => 10903182
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-26
[patent_title] => Amplifier die bond pad design and amplifier die arrangement for compact Doherty amplifier modules
[patent_app_type] => utility
[patent_app_number] => 16/563743
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 33894
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 309
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16563743
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/563743 | Amplifier die bond pad design and amplifier die arrangement for compact Doherty amplifier modules | Sep 5, 2019 | Issued |
Array
(
[id] => 16835231
[patent_doc_number] => 11011491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Semiconductor device packages and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/563701
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 7049
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16563701
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/563701 | Semiconductor device packages and methods of manufacturing the same | Sep 5, 2019 | Issued |
Array
(
[id] => 16256769
[patent_doc_number] => 20200266144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 16/558391
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558391 | Semiconductor chip | Sep 2, 2019 | Issued |
Array
(
[id] => 16746605
[patent_doc_number] => 10971610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => High electron mobility transistor
[patent_app_type] => utility
[patent_app_number] => 16/558329
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2984
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558329
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558329 | High electron mobility transistor | Sep 2, 2019 | Issued |