
Tong-ho Kim
Examiner (ID: 282, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1305 |
| Issued Applications | 1141 |
| Pending Applications | 141 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16746419
[patent_doc_number] => 10971420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Method of forming a thermal shield in a monolithic 3-D integrated circuit
[patent_app_type] => utility
[patent_app_number] => 16/374524
[patent_app_country] => US
[patent_app_date] => 2019-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 12458
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16374524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/374524 | Method of forming a thermal shield in a monolithic 3-D integrated circuit | Apr 2, 2019 | Issued |
Array
(
[id] => 16234099
[patent_doc_number] => 10741663
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-11
[patent_title] => Encapsulation layer for vertical transport field-effect transistor gate stack
[patent_app_type] => utility
[patent_app_number] => 16/374732
[patent_app_country] => US
[patent_app_date] => 2019-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 10683
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16374732
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/374732 | Encapsulation layer for vertical transport field-effect transistor gate stack | Apr 2, 2019 | Issued |
Array
(
[id] => 14631529
[patent_doc_number] => 20190229135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/371225
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16371225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/371225 | Display device | Mar 31, 2019 | Issued |
Array
(
[id] => 18073892
[patent_doc_number] => 11532734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Gate-all-around integrated circuit structures having germanium nanowire channel structures
[patent_app_type] => utility
[patent_app_number] => 16/370449
[patent_app_country] => US
[patent_app_date] => 2019-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 14771
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16370449
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/370449 | Gate-all-around integrated circuit structures having germanium nanowire channel structures | Mar 28, 2019 | Issued |
Array
(
[id] => 18073864
[patent_doc_number] => 11532706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Gate-all-around integrated circuit structures having embedded GeSnB source or drain structures
[patent_app_type] => utility
[patent_app_number] => 16/369760
[patent_app_country] => US
[patent_app_date] => 2019-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 14499
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16369760
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/369760 | Gate-all-around integrated circuit structures having embedded GeSnB source or drain structures | Mar 28, 2019 | Issued |
Array
(
[id] => 16348310
[patent_doc_number] => 20200312961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => III-N TRANSISTORS INTEGRATED WITH THIN-FILM TRANSISTORS HAVING GRADED DOPANT CONCENTRATIONS AND/OR COMPOSITE GATE DIELECTRICS
[patent_app_type] => utility
[patent_app_number] => 16/367549
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16367549
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/367549 | III-N transistors integrated with thin-film transistors having graded dopant concentrations and/or composite gate dielectrics | Mar 27, 2019 | Issued |
Array
(
[id] => 17366099
[patent_doc_number] => 11233131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Tunnel field-effect transistor and method for designing same
[patent_app_type] => utility
[patent_app_number] => 16/982924
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 16563
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 475
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16982924
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/982924 | Tunnel field-effect transistor and method for designing same | Mar 21, 2019 | Issued |
Array
(
[id] => 18048090
[patent_doc_number] => 11522048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Gate-all-around integrated circuit structures having source or drain structures with epitaxial nubs
[patent_app_type] => utility
[patent_app_number] => 16/361861
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 33
[patent_no_of_words] => 16787
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361861
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361861 | Gate-all-around integrated circuit structures having source or drain structures with epitaxial nubs | Mar 21, 2019 | Issued |
Array
(
[id] => 14707283
[patent_doc_number] => 10381402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-13
[patent_title] => Single photon detection device
[patent_app_type] => utility
[patent_app_number] => 16/361002
[patent_app_country] => US
[patent_app_date] => 2019-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5032
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361002
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361002 | Single photon detection device | Mar 20, 2019 | Issued |
Array
(
[id] => 14738571
[patent_doc_number] => 10388696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Photon detection device with superconducting nanowire array
[patent_app_type] => utility
[patent_app_number] => 16/361044
[patent_app_country] => US
[patent_app_date] => 2019-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5034
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361044
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361044 | Photon detection device with superconducting nanowire array | Mar 20, 2019 | Issued |
Array
(
[id] => 16163287
[patent_doc_number] => 20200219876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/357343
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357343
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357343 | Semiconductor device and method of manufacturing the same | Mar 18, 2019 | Issued |
Array
(
[id] => 16560604
[patent_doc_number] => 20210005753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => Oxide-Based Flexible High Voltage Thin Film Transistor
[patent_app_type] => utility
[patent_app_number] => 16/981464
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14104
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16981464
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/981464 | Oxide-based flexible high voltage thin film transistor | Mar 18, 2019 | Issued |
Array
(
[id] => 16410196
[patent_doc_number] => 10818765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Silicene electronic device
[patent_app_type] => utility
[patent_app_number] => 16/356378
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 8263
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16356378
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/356378 | Silicene electronic device | Mar 17, 2019 | Issued |
Array
(
[id] => 16316264
[patent_doc_number] => 20200295002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => NON-PLANAR TRANSISTORS WITH CHANNEL REGIONS HAVING VARYING WIDTHS
[patent_app_type] => utility
[patent_app_number] => 16/354669
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354669
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354669 | Non-planar transistors with channel regions having varying widths | Mar 14, 2019 | Issued |
Array
(
[id] => 18431734
[patent_doc_number] => 11676966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Stacked transistors having device strata with different channel widths
[patent_app_type] => utility
[patent_app_number] => 16/354960
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 46
[patent_no_of_words] => 13712
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354960 | Stacked transistors having device strata with different channel widths | Mar 14, 2019 | Issued |
Array
(
[id] => 15234117
[patent_doc_number] => 10504788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Method of adjusting signal to noise ratio of SRAM and invertor structure
[patent_app_type] => utility
[patent_app_number] => 16/297702
[patent_app_country] => US
[patent_app_date] => 2019-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5085
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16297702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/297702 | Method of adjusting signal to noise ratio of SRAM and invertor structure | Mar 9, 2019 | Issued |
Array
(
[id] => 17493648
[patent_doc_number] => 11282966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Semiconductor materials
[patent_app_type] => utility
[patent_app_number] => 17/052551
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6039
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17052551
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/052551 | Semiconductor materials | Mar 5, 2019 | Issued |
Array
(
[id] => 16545233
[patent_doc_number] => 20200411648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => METAL OXIDE AND TRANSISTOR INCLUDING METAL OXIDE
[patent_app_type] => utility
[patent_app_number] => 16/975833
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 48200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16975833
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/975833 | Metal oxide and transistor including metal oxide | Feb 27, 2019 | Issued |
Array
(
[id] => 17439170
[patent_doc_number] => 11264511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Semiconductor device and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/968796
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 69
[patent_no_of_words] => 35775
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16968796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/968796 | Semiconductor device and method for manufacturing semiconductor device | Feb 18, 2019 | Issued |
Array
(
[id] => 16660911
[patent_doc_number] => 20210057548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/964648
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 353
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16964648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/964648 | Semiconductor device | Jan 15, 2019 | Issued |