
Tong-ho Kim
Examiner (ID: 282, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1305 |
| Issued Applications | 1141 |
| Pending Applications | 141 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14509795
[patent_doc_number] => 20190198552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING VIA PLUG
[patent_app_type] => utility
[patent_app_number] => 16/029260
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16029260
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/029260 | Semiconductor device including via plug | Jul 5, 2018 | Issued |
Array
(
[id] => 14631621
[patent_doc_number] => 20190229181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => TRENCH CAPACITOR WITH WARPAGE REDUCTION
[patent_app_type] => utility
[patent_app_number] => 16/028862
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16028862
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/028862 | Trench capacitor with warpage reduction | Jul 5, 2018 | Issued |
Array
(
[id] => 15260357
[patent_doc_number] => 20190378912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/462432
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4557
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16462432
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/462432 | Semiconductor device and method for manufacturing same | Jul 2, 2018 | Issued |
Array
(
[id] => 15332317
[patent_doc_number] => 20200006488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => BURIED ETCH-STOP LAYER TO HELP CONTROL TRANSISTOR SOURCE/DRAIN DEPTH
[patent_app_type] => utility
[patent_app_number] => 16/020361
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020361
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020361 | Buried etch-stop layer to help control transistor source/drain depth | Jun 26, 2018 | Issued |
Array
(
[id] => 13878919
[patent_doc_number] => 20190035800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/020094
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020094
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020094 | Semiconductor device and method of manufacturing semiconductor device | Jun 26, 2018 | Issued |
Array
(
[id] => 15170107
[patent_doc_number] => 10490559
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-26
[patent_title] => Gate formation scheme for nanosheet transistors having different work function metals and different nanosheet width dimensions
[patent_app_type] => utility
[patent_app_number] => 16/020233
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 8537
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020233
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020233 | Gate formation scheme for nanosheet transistors having different work function metals and different nanosheet width dimensions | Jun 26, 2018 | Issued |
Array
(
[id] => 15733627
[patent_doc_number] => 10615251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/019808
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 38
[patent_no_of_words] => 7689
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16019808
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/019808 | Semiconductor device and manufacturing method thereof | Jun 26, 2018 | Issued |
Array
(
[id] => 13543471
[patent_doc_number] => 20180323282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => POWER DEVICE WITH HIGH ASPECT RATIO TRENCH CONTACTS AND SUBMICRON PITCHES BETWEEN TRENCHES
[patent_app_type] => utility
[patent_app_number] => 16/020699
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020699
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020699 | Power device with high aspect ratio trench contacts and submicron pitches between trenches | Jun 26, 2018 | Issued |
Array
(
[id] => 13543447
[patent_doc_number] => 20180323270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => GATE STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/015392
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6529
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16015392
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/015392 | Gate structure and method of fabricating the same | Jun 21, 2018 | Issued |
Array
(
[id] => 16944240
[patent_doc_number] => 11056491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Semiconductor device and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/623648
[patent_app_country] => US
[patent_app_date] => 2018-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 132
[patent_no_of_words] => 62468
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16623648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/623648 | Semiconductor device and method for manufacturing semiconductor device | Jun 18, 2018 | Issued |
Array
(
[id] => 13514821
[patent_doc_number] => 20180308953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => SIDEWALL PASSIVATION FOR HEMT DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/010641
[patent_app_country] => US
[patent_app_date] => 2018-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16010641
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/010641 | Sidewall passivation for HEMT devices | Jun 17, 2018 | Issued |
Array
(
[id] => 16001469
[patent_doc_number] => 20200176605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => SINGLE MATERIAL ELECTRONIC DEVICE AND METHOD OF PRODUCING SUCH AN ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/624151
[patent_app_country] => US
[patent_app_date] => 2018-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16624151
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/624151 | Single material electronic device and method of producing such an electronic device | Jun 14, 2018 | Issued |
Array
(
[id] => 13470699
[patent_doc_number] => 20180286892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/002009
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5661
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002009
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002009 | Display device | Jun 6, 2018 | Issued |
Array
(
[id] => 15015637
[patent_doc_number] => 10453980
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Photodetection device and imaging device
[patent_app_type] => utility
[patent_app_number] => 16/000881
[patent_app_country] => US
[patent_app_date] => 2018-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 8987
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16000881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/000881 | Photodetection device and imaging device | Jun 4, 2018 | Issued |
Array
(
[id] => 15443075
[patent_doc_number] => 20200035721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => PRODUCTION METHOD OF THIN-FILM TRANSISTOR, THIN-FILM TRANSISTOR, ARRAY SUBSTRATE, AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/337544
[patent_app_country] => US
[patent_app_date] => 2018-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16337544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/337544 | Production method of thin-film transistor, thin-film transistor, array substrate, and display panel | May 28, 2018 | Issued |
Array
(
[id] => 14801573
[patent_doc_number] => 10403798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Method for fabricating quantum dot light emitting diodes (LEDs) with suppressed photobrighting
[patent_app_type] => utility
[patent_app_number] => 15/989431
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 5195
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989431
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989431 | Method for fabricating quantum dot light emitting diodes (LEDs) with suppressed photobrighting | May 24, 2018 | Issued |
Array
(
[id] => 15389153
[patent_doc_number] => 10535781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Thin film transistor and fabricating method thereof, and array substrate
[patent_app_type] => utility
[patent_app_number] => 15/988805
[patent_app_country] => US
[patent_app_date] => 2018-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 6768
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15988805
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/988805 | Thin film transistor and fabricating method thereof, and array substrate | May 23, 2018 | Issued |
Array
(
[id] => 13452021
[patent_doc_number] => 20180277553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/987089
[patent_app_country] => US
[patent_app_date] => 2018-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15987089
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/987089 | Semiconductor device and manufacturing method thereof | May 22, 2018 | Issued |
Array
(
[id] => 15184997
[patent_doc_number] => 20190363090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => VERTICAL TRANSISTOR WITH EDRAM
[patent_app_type] => utility
[patent_app_number] => 15/986203
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986203 | Vertical transistor with eDRAM | May 21, 2018 | Issued |
Array
(
[id] => 15250201
[patent_doc_number] => 10510629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Integrated circuit package and method of forming same
[patent_app_type] => utility
[patent_app_number] => 15/983156
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 37
[patent_no_of_words] => 11690
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983156
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983156 | Integrated circuit package and method of forming same | May 17, 2018 | Issued |