
Tong-ho Kim
Examiner (ID: 282, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1305 |
| Issued Applications | 1141 |
| Pending Applications | 141 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14237941
[patent_doc_number] => 20190131143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => Thin-Film Transistor And Method Of Manufacturing The Same, Array Substrate, And Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 15/983453
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4149
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983453
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983453 | Thin-film transistor and method of manufacturing the same, array substrate, and display apparatus | May 17, 2018 | Issued |
Array
(
[id] => 14889077
[patent_doc_number] => 10424589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Floating gate spacer for controlling a source region formation in a memory cell
[patent_app_type] => utility
[patent_app_number] => 15/983461
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2851
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983461 | Floating gate spacer for controlling a source region formation in a memory cell | May 17, 2018 | Issued |
Array
(
[id] => 15475415
[patent_doc_number] => 10553593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/983405
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8993
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983405
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983405 | Semiconductor devices | May 17, 2018 | Issued |
Array
(
[id] => 13435477
[patent_doc_number] => 20180269281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/983060
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983060
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983060 | Semiconductor device and method of manufacturing semiconductor device | May 16, 2018 | Issued |
Array
(
[id] => 14252479
[patent_doc_number] => 10276446
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-30
[patent_title] => Method of adjusting signal to noise ratio of SRAM and invertor structure
[patent_app_type] => utility
[patent_app_number] => 15/976848
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5003
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976848
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976848 | Method of adjusting signal to noise ratio of SRAM and invertor structure | May 9, 2018 | Issued |
Array
(
[id] => 15733349
[patent_doc_number] => 10615109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Substrate, semiconductor device package and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/976772
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 40
[patent_no_of_words] => 6478
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976772
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976772 | Substrate, semiconductor device package and method of manufacturing the same | May 9, 2018 | Issued |
Array
(
[id] => 13559155
[patent_doc_number] => 20180331125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/976856
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976856 | Display panel | May 9, 2018 | Issued |
Array
(
[id] => 17002686
[patent_doc_number] => 11081509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Detector for fast-gated detection of electromagnetic radiation
[patent_app_type] => utility
[patent_app_number] => 16/611326
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 6128
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16611326
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/611326 | Detector for fast-gated detection of electromagnetic radiation | May 7, 2018 | Issued |
Array
(
[id] => 15315723
[patent_doc_number] => 10522579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Light blocking layer for image sensor device
[patent_app_type] => utility
[patent_app_number] => 15/966885
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5734
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15966885
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/966885 | Light blocking layer for image sensor device | Apr 29, 2018 | Issued |
Array
(
[id] => 13405435
[patent_doc_number] => 20180254260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => Chip Package Having Die Structures of Different Heights and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 15/966873
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15966873
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/966873 | Chip package having die structures of different heights and method of forming same | Apr 29, 2018 | Issued |
Array
(
[id] => 14094389
[patent_doc_number] => 10243109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-26
[patent_title] => Light-emitting diode with improved light extraction efficiency
[patent_app_type] => utility
[patent_app_number] => 15/965757
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6112
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965757
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965757 | Light-emitting diode with improved light extraction efficiency | Apr 26, 2018 | Issued |
Array
(
[id] => 13392763
[patent_doc_number] => 20180247924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => ELECTRONICS PACKAGE HAVING A MULTI-THICKNESS CONDUCTOR LAYER AND METHOD OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/963559
[patent_app_country] => US
[patent_app_date] => 2018-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5249
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15963559
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/963559 | Electronics package having a multi-thickness conductor layer and method of manufacturing thereof | Apr 25, 2018 | Issued |
Array
(
[id] => 13378475
[patent_doc_number] => 20180240779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => ELECTRONICS PACKAGE HAVING A MULTI-THICKNESS CONDUCTOR LAYER AND METHOD OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/962570
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9466
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962570
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962570 | Electronics package having a multi-thickness conductor layer and method of manufacturing thereof | Apr 24, 2018 | Issued |
Array
(
[id] => 15532539
[patent_doc_number] => 20200058575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 16/610947
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16610947
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/610947 | Semiconductor module | Apr 24, 2018 | Issued |
Array
(
[id] => 13378515
[patent_doc_number] => 20180240799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => HIGH-K GATE DIELECTRIC AND METAL GATE CONDUCTOR STACK FOR FIN-TYPE FIELD EFFECT TRANSISTORS FORMED ON TYPE III-V SEMICONDUCTOR MATERIAL AND SILICON GERMANIUM SEMICONDUCTOR MATERIAL
[patent_app_type] => utility
[patent_app_number] => 15/959832
[patent_app_country] => US
[patent_app_date] => 2018-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16501
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15959832
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/959832 | High-K gate dielectric and metal gate conductor stack for fin-type field effect transistors formed on type III-V semiconductor material and silicon germanium semiconductor material | Apr 22, 2018 | Issued |
Array
(
[id] => 16700157
[patent_doc_number] => 10950768
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Circuit board and light-emitting device provided with same
[patent_app_type] => utility
[patent_app_number] => 16/608654
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 6028
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16608654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/608654 | Circuit board and light-emitting device provided with same | Apr 19, 2018 | Issued |
Array
(
[id] => 15135471
[patent_doc_number] => 10481196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Image sensor with test region
[patent_app_type] => utility
[patent_app_number] => 15/957644
[patent_app_country] => US
[patent_app_date] => 2018-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15957644
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/957644 | Image sensor with test region | Apr 18, 2018 | Issued |
Array
(
[id] => 15030601
[patent_doc_number] => 20190326305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => SPLIT GATE NON-VOLATILE MEMORY CELLS AND LOGIC DEVICES WITH FINFET STRUCTURE, AND METHOD OF MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 15/957615
[patent_app_country] => US
[patent_app_date] => 2018-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15957615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/957615 | Split gate non-volatile memory cells and logic devices with FinFET structure, and method of making same | Apr 18, 2018 | Issued |
Array
(
[id] => 15139837
[patent_doc_number] => 10483407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Methods of forming si
[patent_app_type] => utility
[patent_app_number] => 15/957594
[patent_app_country] => US
[patent_app_date] => 2018-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 6688
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15957594
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/957594 | Methods of forming si | Apr 18, 2018 | Issued |
Array
(
[id] => 16928290
[patent_doc_number] => 11049780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Electronic module and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 16/606738
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7158
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16606738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/606738 | Electronic module and method for manufacturing same | Apr 16, 2018 | Issued |