
Tong-ho Kim
Examiner (ID: 282, Phone: (571)270-0276 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1305 |
| Issued Applications | 1141 |
| Pending Applications | 141 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13005969
[patent_doc_number] => 10026655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Dual liner CMOS integration methods for FinFET devices
[patent_app_type] => utility
[patent_app_number] => 15/647453
[patent_app_country] => US
[patent_app_date] => 2017-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7510
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15647453
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/647453 | Dual liner CMOS integration methods for FinFET devices | Jul 11, 2017 | Issued |
Array
(
[id] => 13243061
[patent_doc_number] => 10134740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/644877
[patent_app_country] => US
[patent_app_date] => 2017-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 6678
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15644877
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/644877 | Semiconductor device and method for fabricating the same | Jul 9, 2017 | Issued |
Array
(
[id] => 16464214
[patent_doc_number] => 10847577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Memory and logic device-integrated soft electronic system
[patent_app_type] => utility
[patent_app_number] => 16/472218
[patent_app_country] => US
[patent_app_date] => 2017-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 2809
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16472218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/472218 | Memory and logic device-integrated soft electronic system | Jun 29, 2017 | Issued |
Array
(
[id] => 16911409
[patent_doc_number] => 11043459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Multiple reticle field semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/611129
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16611129
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/611129 | Multiple reticle field semiconductor devices | Jun 28, 2017 | Issued |
Array
(
[id] => 13257359
[patent_doc_number] => 10141377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Electroluminescent display device
[patent_app_type] => utility
[patent_app_number] => 15/635888
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 10159
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635888
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635888 | Electroluminescent display device | Jun 27, 2017 | Issued |
Array
(
[id] => 14985539
[patent_doc_number] => 10446691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Semiconductor structure and methods for crystallizing metal oxide semiconductor layer
[patent_app_type] => utility
[patent_app_number] => 15/635989
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 7102
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635989
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635989 | Semiconductor structure and methods for crystallizing metal oxide semiconductor layer | Jun 27, 2017 | Issued |
Array
(
[id] => 13582139
[patent_doc_number] => 20180342618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD of FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/636632
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636632
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636632 | Semiconductor device and method of forming the same | Jun 27, 2017 | Issued |
Array
(
[id] => 12129342
[patent_doc_number] => 20180012928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'PHOTOELECTRIC CONVERSION DEVICE AND IMAGING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/631411
[patent_app_country] => US
[patent_app_date] => 2017-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7538
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15631411
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/631411 | Photoelectric conversion device and imaging system | Jun 22, 2017 | Issued |
Array
(
[id] => 13030785
[patent_doc_number] => 10038016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 15/631321
[patent_app_country] => US
[patent_app_date] => 2017-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5634
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15631321
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/631321 | Display device | Jun 22, 2017 | Issued |
Array
(
[id] => 12122322
[patent_doc_number] => 20180005908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/631497
[patent_app_country] => US
[patent_app_date] => 2017-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9353
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15631497
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/631497 | Semiconductor device | Jun 22, 2017 | Issued |
Array
(
[id] => 12154809
[patent_doc_number] => 20180026073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'SOLID-STATE IMAGING DEVICE, MANUFACTURING METHOD OF SOLID-STATE IMAGING DEVICE, AND IMAGING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/631391
[patent_app_country] => US
[patent_app_date] => 2017-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7264
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15631391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/631391 | Solid-state imaging device, manufacturing method of solid-state imaging device, and imaging system | Jun 22, 2017 | Issued |
Array
(
[id] => 11983765
[patent_doc_number] => 20170287920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR SAME'
[patent_app_type] => utility
[patent_app_number] => 15/623710
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11228
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623710 | Semiconductor device and manufacturing method for same | Jun 14, 2017 | Issued |
Array
(
[id] => 13543491
[patent_doc_number] => 20180323292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => BIPOLAR JUNCTION TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 15/614636
[patent_app_country] => US
[patent_app_date] => 2017-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15614636
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/614636 | Bipolar junction transistor | Jun 5, 2017 | Issued |
Array
(
[id] => 12574344
[patent_doc_number] => 10020376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-10
[patent_title] => Sidewall passivation for HEMT devices
[patent_app_type] => utility
[patent_app_number] => 15/613660
[patent_app_country] => US
[patent_app_date] => 2017-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4012
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15613660
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/613660 | Sidewall passivation for HEMT devices | Jun 4, 2017 | Issued |
Array
(
[id] => 17470151
[patent_doc_number] => 11276634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => High density package substrate formed with dielectric bi-layer
[patent_app_type] => utility
[patent_app_number] => 16/607601
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 13019
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16607601
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/607601 | High density package substrate formed with dielectric bi-layer | May 22, 2017 | Issued |
Array
(
[id] => 15906109
[patent_doc_number] => 20200152575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => WIRING MEMBER AND POWER CONVERSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/611083
[patent_app_country] => US
[patent_app_date] => 2017-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16611083
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/611083 | Wiring member and power conversion device | May 14, 2017 | Issued |
Array
(
[id] => 16410135
[patent_doc_number] => 10818701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Display panel and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/461677
[patent_app_country] => US
[patent_app_date] => 2017-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 9101
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16461677
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/461677 | Display panel and method of manufacturing the same | May 4, 2017 | Issued |
Array
(
[id] => 12516210
[patent_doc_number] => 10002871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-19
[patent_title] => High-K gate dielectric and metal gate conductor stack for fin-type field effect transistors formed on type III-V semiconductor material and silicon germanium semiconductor material
[patent_app_type] => utility
[patent_app_number] => 15/492463
[patent_app_country] => US
[patent_app_date] => 2017-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 16501
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15492463
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/492463 | High-K gate dielectric and metal gate conductor stack for fin-type field effect transistors formed on type III-V semiconductor material and silicon germanium semiconductor material | Apr 19, 2017 | Issued |
Array
(
[id] => 12122541
[patent_doc_number] => 20180006127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'MOS-VARACTOR DESIGN TO IMPROVE TUNING EFFICIENCY'
[patent_app_type] => utility
[patent_app_number] => 15/489768
[patent_app_country] => US
[patent_app_date] => 2017-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15489768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/489768 | MOS-varactor design to improve tuning efficiency | Apr 17, 2017 | Issued |
Array
(
[id] => 11840189
[patent_doc_number] => 20170221909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'METHOD TO IMPROVE FLOATING GATE UNIFORMITY FOR NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/489287
[patent_app_country] => US
[patent_app_date] => 2017-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15489287
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/489287 | Method to improve floating gate uniformity for non-volatile memory device | Apr 16, 2017 | Issued |