
Toniae M. Thomas
Examiner (ID: 18536)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 1763, 2822, 2813, 1104 |
| Total Applications | 1101 |
| Issued Applications | 969 |
| Pending Applications | 9 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8282798
[patent_doc_number] => 08216900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-10
[patent_title] => 'Nonvolatile memory device, method of manufacturing the nonvolatile memory device, and method of manufacturing flat panel display device provided with the nonvolatile memory device'
[patent_app_type] => utility
[patent_app_number] => 12/471967
[patent_app_country] => US
[patent_app_date] => 2009-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2345
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12471967
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/471967 | Nonvolatile memory device, method of manufacturing the nonvolatile memory device, and method of manufacturing flat panel display device provided with the nonvolatile memory device | May 25, 2009 | Issued |
Array
(
[id] => 5549835
[patent_doc_number] => 20090283821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'NONVOLATILE MEMORY AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/467717
[patent_app_country] => US
[patent_app_date] => 2009-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3029
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20090283821.pdf
[firstpage_image] =>[orig_patent_app_number] => 12467717
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/467717 | Nonvolatile memory | May 17, 2009 | Issued |
Array
(
[id] => 6336003
[patent_doc_number] => 20100019246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'THIN FILM TRANSISTOR SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/434907
[patent_app_country] => US
[patent_app_date] => 2009-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6181
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20100019246.pdf
[firstpage_image] =>[orig_patent_app_number] => 12434907
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/434907 | Thin film transistor substrate and method for manufacturing the same | May 3, 2009 | Issued |
Array
(
[id] => 4595780
[patent_doc_number] => 07981735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-19
[patent_title] => 'Method of manufacturing a Schottky barrier tunnel transistor'
[patent_app_type] => utility
[patent_app_number] => 12/434779
[patent_app_country] => US
[patent_app_date] => 2009-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 2737
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/981/07981735.pdf
[firstpage_image] =>[orig_patent_app_number] => 12434779
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/434779 | Method of manufacturing a Schottky barrier tunnel transistor | May 3, 2009 | Issued |
Array
(
[id] => 6417262
[patent_doc_number] => 20100276779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-04
[patent_title] => 'Transient Voltage Suppressor Having Symmetrical Breakdown Voltages'
[patent_app_type] => utility
[patent_app_number] => 12/433358
[patent_app_country] => US
[patent_app_date] => 2009-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6299
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0276/20100276779.pdf
[firstpage_image] =>[orig_patent_app_number] => 12433358
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/433358 | Transient voltage suppressor having symmetrical breakdown voltages | Apr 29, 2009 | Issued |
Array
(
[id] => 5391760
[patent_doc_number] => 20090209073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-20
[patent_title] => 'Gate Structure in a Trench Region of a Semiconductor Device and Method for Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 12/431391
[patent_app_country] => US
[patent_app_date] => 2009-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1533
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20090209073.pdf
[firstpage_image] =>[orig_patent_app_number] => 12431391
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/431391 | Gate structure in a trench region of a semiconductor device and method for manufacturing the same | Apr 27, 2009 | Issued |
Array
(
[id] => 4533352
[patent_doc_number] => 07871914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-18
[patent_title] => 'Methods of fabricating semiconductor devices with enlarged recessed gate electrodes'
[patent_app_type] => utility
[patent_app_number] => 12/431488
[patent_app_country] => US
[patent_app_date] => 2009-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 43
[patent_no_of_words] => 7646
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/871/07871914.pdf
[firstpage_image] =>[orig_patent_app_number] => 12431488
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/431488 | Methods of fabricating semiconductor devices with enlarged recessed gate electrodes | Apr 27, 2009 | Issued |
Array
(
[id] => 7515203
[patent_doc_number] => 08039274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-18
[patent_title] => 'Multi-chip package semiconductor device and method of detecting a failure thereof'
[patent_app_type] => utility
[patent_app_number] => 12/385945
[patent_app_country] => US
[patent_app_date] => 2009-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3416
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/039/08039274.pdf
[firstpage_image] =>[orig_patent_app_number] => 12385945
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/385945 | Multi-chip package semiconductor device and method of detecting a failure thereof | Apr 23, 2009 | Issued |
Array
(
[id] => 5555589
[patent_doc_number] => 20090267166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'METHOD OF MANUFACTURING A DEVICE WITH A CAVITY'
[patent_app_type] => utility
[patent_app_number] => 12/427797
[patent_app_country] => US
[patent_app_date] => 2009-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7819
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20090267166.pdf
[firstpage_image] =>[orig_patent_app_number] => 12427797
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/427797 | Method of manufacturing a device with a cavity | Apr 21, 2009 | Issued |
Array
(
[id] => 7550622
[patent_doc_number] => 08062954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-22
[patent_title] => 'Method for manufacturing a field plate in a trench of a power transistor'
[patent_app_type] => utility
[patent_app_number] => 12/427098
[patent_app_country] => US
[patent_app_date] => 2009-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 1780
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/062/08062954.pdf
[firstpage_image] =>[orig_patent_app_number] => 12427098
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/427098 | Method for manufacturing a field plate in a trench of a power transistor | Apr 20, 2009 | Issued |
Array
(
[id] => 4610351
[patent_doc_number] => 07994568
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Vertical transistor of semiconductor device and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 12/425994
[patent_app_country] => US
[patent_app_date] => 2009-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2214
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994568.pdf
[firstpage_image] =>[orig_patent_app_number] => 12425994
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/425994 | Vertical transistor of semiconductor device and method for forming the same | Apr 16, 2009 | Issued |
Array
(
[id] => 5555489
[patent_doc_number] => 20090267066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'PHOTOELECTRIC CONVERSION DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/422577
[patent_app_country] => US
[patent_app_date] => 2009-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 20963
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20090267066.pdf
[firstpage_image] =>[orig_patent_app_number] => 12422577
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/422577 | Photoelectric conversion device and method for manufacturing the same | Apr 12, 2009 | Issued |
Array
(
[id] => 6418679
[patent_doc_number] => 20100167424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'VARIABLE THICKNESS SINGLE MASK ETCH PROCESS'
[patent_app_type] => utility
[patent_app_number] => 12/416858
[patent_app_country] => US
[patent_app_date] => 2009-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5446
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20100167424.pdf
[firstpage_image] =>[orig_patent_app_number] => 12416858
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/416858 | Variable thickness single mask etch process | Mar 31, 2009 | Issued |
Array
(
[id] => 5377371
[patent_doc_number] => 20090189210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'Semiconductor Flash Memory Device and Method of Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 12/416651
[patent_app_country] => US
[patent_app_date] => 2009-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4297
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20090189210.pdf
[firstpage_image] =>[orig_patent_app_number] => 12416651
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/416651 | Semiconductor Flash Memory Device and Method of Fabricating the Same | Mar 31, 2009 | Abandoned |
Array
(
[id] => 6320720
[patent_doc_number] => 20100244088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'ZENER TRIGGERED ESD PROTECTION'
[patent_app_type] => utility
[patent_app_number] => 12/415017
[patent_app_country] => US
[patent_app_date] => 2009-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7981
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244088.pdf
[firstpage_image] =>[orig_patent_app_number] => 12415017
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/415017 | Zener triggered ESD protection | Mar 30, 2009 | Issued |
Array
(
[id] => 5355086
[patent_doc_number] => 20090186430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'Test Patterns for Detecting Misalignment of Through-Wafer Vias'
[patent_app_type] => utility
[patent_app_number] => 12/414201
[patent_app_country] => US
[patent_app_date] => 2009-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20090186430.pdf
[firstpage_image] =>[orig_patent_app_number] => 12414201
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/414201 | Test patterns for detecting misalignment of through-wafer vias | Mar 29, 2009 | Issued |
Array
(
[id] => 8364113
[patent_doc_number] => 08253185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Memory device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/413427
[patent_app_country] => US
[patent_app_date] => 2009-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3053
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12413427
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/413427 | Memory device and method for fabricating the same | Mar 26, 2009 | Issued |
Array
(
[id] => 5355094
[patent_doc_number] => 20090186438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'ARRAY SUBSTRATE FOR LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/410839
[patent_app_country] => US
[patent_app_date] => 2009-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 71
[patent_no_of_words] => 14157
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20090186438.pdf
[firstpage_image] =>[orig_patent_app_number] => 12410839
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/410839 | Array substrate for liquid crystal display device and method of manufacturing the same | Mar 24, 2009 | Issued |
Array
(
[id] => 6351597
[patent_doc_number] => 20100072433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'RESIN PACKAGE AND PRODUCTION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/406997
[patent_app_country] => US
[patent_app_date] => 2009-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7126
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20100072433.pdf
[firstpage_image] =>[orig_patent_app_number] => 12406997
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/406997 | Resin package and production method thereof | Mar 18, 2009 | Issued |
Array
(
[id] => 6286161
[patent_doc_number] => 20100237442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'SELECTIVELY SELF-ASSEMBLING OXYGEN DIFFUSION BARRIER'
[patent_app_type] => utility
[patent_app_number] => 12/407007
[patent_app_country] => US
[patent_app_date] => 2009-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4935
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20100237442.pdf
[firstpage_image] =>[orig_patent_app_number] => 12407007
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/407007 | Selectively self-assembling oxygen diffusion barrier | Mar 18, 2009 | Issued |