
Toniae M. Thomas
Examiner (ID: 10576)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 1763, 2822, 2813, 1104 |
| Total Applications | 1101 |
| Issued Applications | 969 |
| Pending Applications | 9 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4821160
[patent_doc_number] => 20080226875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-18
[patent_title] => 'ELECTRONIC COMPONENTS ON TRENCHED SUBSTRATES AND METHOD OF FORMING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/099412
[patent_app_country] => US
[patent_app_date] => 2008-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 1632
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0226/20080226875.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099412
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099412 | Electronic components on trenched substrates and method of forming same | Apr 7, 2008 | Issued |
Array
(
[id] => 4813424
[patent_doc_number] => 20080194055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'Solid-state imaging device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/080557
[patent_app_country] => US
[patent_app_date] => 2008-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4889
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20080194055.pdf
[firstpage_image] =>[orig_patent_app_number] => 12080557
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/080557 | Solid-state imaging device and method for manufacturing the same | Apr 2, 2008 | Issued |
Array
(
[id] => 8653015
[patent_doc_number] => 08372761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Plasma oxidation processing method, plasma processing apparatus and storage medium'
[patent_app_type] => utility
[patent_app_number] => 12/594078
[patent_app_country] => US
[patent_app_date] => 2008-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 8348
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12594078
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/594078 | Plasma oxidation processing method, plasma processing apparatus and storage medium | Mar 27, 2008 | Issued |
Array
(
[id] => 4955051
[patent_doc_number] => 20080188075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'Semiconductor device and production method therefor'
[patent_app_type] => utility
[patent_app_number] => 12/078268
[patent_app_country] => US
[patent_app_date] => 2008-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3725
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20080188075.pdf
[firstpage_image] =>[orig_patent_app_number] => 12078268
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/078268 | Semiconductor device and production method therefor | Mar 27, 2008 | Issued |
Array
(
[id] => 4715170
[patent_doc_number] => 20080237692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-02
[patent_title] => 'Method of forming floating gate, non-volatile memory device using the same, and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/076878
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7363
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20080237692.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076878
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076878 | Method of forming floating gate, non-volatile memory device using the same, and fabricating method thereof | Mar 24, 2008 | Issued |
Array
(
[id] => 7535104
[patent_doc_number] => 08048728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-01
[patent_title] => 'Display device, method for manufacturing display device, and SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 12/076789
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 62
[patent_no_of_words] => 21853
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/048/08048728.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076789
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076789 | Display device, method for manufacturing display device, and SOI substrate | Mar 23, 2008 | Issued |
Array
(
[id] => 6433086
[patent_doc_number] => 20100187658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'MULTI-MATERIAL HARD MASK OR PREPATTERNED LAYER FOR USE WITH MULTI-PATTERNING PHOTOLITHOGRAPHY'
[patent_app_type] => utility
[patent_app_number] => 12/532308
[patent_app_country] => US
[patent_app_date] => 2008-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8120
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20100187658.pdf
[firstpage_image] =>[orig_patent_app_number] => 12532308
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/532308 | Multi-material hard mask or prepatterned layer for use with multi-patterning photolithography | Mar 19, 2008 | Issued |
Array
(
[id] => 5401437
[patent_doc_number] => 20090236750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'Package structure in which coreless substrate has direct electrical connections to semiconductor chip and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/076470
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3903
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20090236750.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076470
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076470 | Package structure in which coreless substrate has direct electrical connections to semiconductor chip and manufacturing method thereof | Mar 18, 2008 | Issued |
Array
(
[id] => 4927485
[patent_doc_number] => 20080166848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-10
[patent_title] => 'METHOD FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 12/050596
[patent_app_country] => US
[patent_app_date] => 2008-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4445
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20080166848.pdf
[firstpage_image] =>[orig_patent_app_number] => 12050596
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/050596 | Method for reducing overlap capacitance in field effect transistors | Mar 17, 2008 | Issued |
Array
(
[id] => 4711210
[patent_doc_number] => 20080299736
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/045797
[patent_app_country] => US
[patent_app_date] => 2008-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4933
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299736.pdf
[firstpage_image] =>[orig_patent_app_number] => 12045797
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/045797 | Method of manufacturing semiconductor device | Mar 10, 2008 | Issued |
Array
(
[id] => 9153496
[patent_doc_number] => 08586402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Method for the precision processing of substrates'
[patent_app_type] => utility
[patent_app_number] => 12/530167
[patent_app_country] => US
[patent_app_date] => 2008-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10409
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12530167
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/530167 | Method for the precision processing of substrates | Mar 5, 2008 | Issued |
Array
(
[id] => 4863759
[patent_doc_number] => 20080142818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'Flip chip type LED lighting device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 12/071616
[patent_app_country] => US
[patent_app_date] => 2008-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1408
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20080142818.pdf
[firstpage_image] =>[orig_patent_app_number] => 12071616
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/071616 | Flip chip type LED lighting device manufacturing method | Feb 24, 2008 | Issued |
Array
(
[id] => 4879860
[patent_doc_number] => 20080153243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'BLANKET IMPLANT DIODE'
[patent_app_type] => utility
[patent_app_number] => 12/034357
[patent_app_country] => US
[patent_app_date] => 2008-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2173
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20080153243.pdf
[firstpage_image] =>[orig_patent_app_number] => 12034357
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/034357 | BLANKET IMPLANT DIODE | Feb 19, 2008 | Abandoned |
Array
(
[id] => 5425851
[patent_doc_number] => 20090085161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'ELECTRONIC COMPONENTS ON TRENCHED SUBSTRATES AND METHOD OF FORMING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/030274
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 1610
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20090085161.pdf
[firstpage_image] =>[orig_patent_app_number] => 12030274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/030274 | Electronic components on trenched substrates and method of forming same | Feb 12, 2008 | Issued |
Array
(
[id] => 8653471
[patent_doc_number] => 08373221
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Nanocluster charge storage device'
[patent_app_type] => utility
[patent_app_number] => 11/964309
[patent_app_country] => US
[patent_app_date] => 2007-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5043
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11964309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/964309 | Nanocluster charge storage device | Dec 25, 2007 | Issued |
Array
(
[id] => 4890786
[patent_doc_number] => 20080099883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE, SEMICONDUCTOR DEVICE, AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 11/956358
[patent_app_country] => US
[patent_app_date] => 2007-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1828
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20080099883.pdf
[firstpage_image] =>[orig_patent_app_number] => 11956358
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/956358 | Semiconductor storage device, semiconductor device, and manufacturing method therefor | Dec 13, 2007 | Issued |
Array
(
[id] => 229193
[patent_doc_number] => 07602008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Split gate non-volatile memory devices and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/957037
[patent_app_country] => US
[patent_app_date] => 2007-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5151
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/602/07602008.pdf
[firstpage_image] =>[orig_patent_app_number] => 11957037
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/957037 | Split gate non-volatile memory devices and methods of forming the same | Dec 13, 2007 | Issued |
Array
(
[id] => 4919364
[patent_doc_number] => 20080067676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'ELECTRICAL INTERCONNECTION STRUCTURE FORMATION'
[patent_app_type] => utility
[patent_app_number] => 11/941165
[patent_app_country] => US
[patent_app_date] => 2007-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3116
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20080067676.pdf
[firstpage_image] =>[orig_patent_app_number] => 11941165
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/941165 | Electrical interconnection structure formation | Nov 15, 2007 | Issued |
Array
(
[id] => 4896300
[patent_doc_number] => 20080115913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR-BASED POROUS STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 11/933000
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 9368
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20080115913.pdf
[firstpage_image] =>[orig_patent_app_number] => 11933000
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/933000 | METHOD OF FABRICATING SEMICONDUCTOR-BASED POROUS STRUCTURE | Oct 30, 2007 | Abandoned |
Array
(
[id] => 837327
[patent_doc_number] => 07394145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-01
[patent_title] => 'Methods of fabricating passive element without planarizing and related semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/928798
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2775
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/394/07394145.pdf
[firstpage_image] =>[orig_patent_app_number] => 11928798
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/928798 | Methods of fabricating passive element without planarizing and related semiconductor device | Oct 29, 2007 | Issued |