
Toniae M. Thomas
Examiner (ID: 18536)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 1763, 2822, 2813, 1104 |
| Total Applications | 1101 |
| Issued Applications | 969 |
| Pending Applications | 9 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8509740
[patent_doc_number] => 20120309148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'METHOD FOR MANUFACTURING A POWER SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/585059
[patent_app_country] => US
[patent_app_date] => 2012-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 5563
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13585059
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/585059 | Method for manufacturing a power semiconductor device | Aug 13, 2012 | Issued |
Array
(
[id] => 10850959
[patent_doc_number] => 08877638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'ESD/antenna diodes for through-silicon vias'
[patent_app_type] => utility
[patent_app_number] => 13/567922
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9759
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567922
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567922 | ESD/antenna diodes for through-silicon vias | Aug 5, 2012 | Issued |
Array
(
[id] => 9524008
[patent_doc_number] => 08748270
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-06-10
[patent_title] => 'Process for manufacturing an improved analog transistor'
[patent_app_type] => utility
[patent_app_number] => 13/553902
[patent_app_country] => US
[patent_app_date] => 2012-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 5778
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13553902
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/553902 | Process for manufacturing an improved analog transistor | Jul 19, 2012 | Issued |
Array
(
[id] => 8477296
[patent_doc_number] => 20120276703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'METHOD OF FORMING AN INSULATED GATE FIELD EFFECT TRANSISTOR DEVICE HAVING A SHIELD ELECTRODE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/544122
[patent_app_country] => US
[patent_app_date] => 2012-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6654
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13544122
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/544122 | Method of forming an insulated gate field effect transistor device having a shield electrode structure | Jul 8, 2012 | Issued |
Array
(
[id] => 9844118
[patent_doc_number] => 08946032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Method of manufacturing power device'
[patent_app_type] => utility
[patent_app_number] => 13/543553
[patent_app_country] => US
[patent_app_date] => 2012-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3328
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13543553
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/543553 | Method of manufacturing power device | Jul 5, 2012 | Issued |
Array
(
[id] => 9831788
[patent_doc_number] => 08940601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-27
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/543750
[patent_app_country] => US
[patent_app_date] => 2012-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5115
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13543750
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/543750 | Manufacturing method of semiconductor device | Jul 5, 2012 | Issued |
Array
(
[id] => 9212147
[patent_doc_number] => 20140011324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'Hybrid Bonding Systems and Methods for Semiconductor Wafers'
[patent_app_type] => utility
[patent_app_number] => 13/542507
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6591
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13542507
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/542507 | Hybrid bonding systems and methods for semiconductor wafers | Jul 4, 2012 | Issued |
Array
(
[id] => 9212159
[patent_doc_number] => 20140011336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'LASER PROCESSING METHOD AND APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/541865
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2647
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541865 | Laser processing method and apparatus | Jul 4, 2012 | Issued |
Array
(
[id] => 9777884
[patent_doc_number] => 08853089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'Manufacturing method of semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 13/541885
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7434
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541885
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541885 | Manufacturing method of semiconductor substrate | Jul 4, 2012 | Issued |
Array
(
[id] => 10165791
[patent_doc_number] => 09197027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Method for making laser module'
[patent_app_type] => utility
[patent_app_number] => 13/542478
[patent_app_country] => US
[patent_app_date] => 2012-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3749
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13542478
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/542478 | Method for making laser module | Jul 4, 2012 | Issued |
Array
(
[id] => 9530037
[patent_doc_number] => 08753908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Method of manufacturing semiconductor light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/541248
[patent_app_country] => US
[patent_app_date] => 2012-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6242
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541248
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541248 | Method of manufacturing semiconductor light emitting device | Jul 2, 2012 | Issued |
Array
(
[id] => 8606677
[patent_doc_number] => 20130011989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'METHODS OF MANUFACTURING A DRAM DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/540996
[patent_app_country] => US
[patent_app_date] => 2012-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7069
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13540996
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/540996 | Methods of manufacturing a DRAM device | Jul 2, 2012 | Issued |
Array
(
[id] => 9524013
[patent_doc_number] => 08748276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/539925
[patent_app_country] => US
[patent_app_date] => 2012-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 3801
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539925
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/539925 | Method for manufacturing semiconductor device | Jul 1, 2012 | Issued |
Array
(
[id] => 8821578
[patent_doc_number] => 20130122623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/539568
[patent_app_country] => US
[patent_app_date] => 2012-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2506
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539568
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/539568 | Method of manufacturing optical semiconductor device | Jul 1, 2012 | Issued |
Array
(
[id] => 9205515
[patent_doc_number] => 20140004692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'FINFET STRUCTURE WITH MULTIPLE WORKFUNCTIONS AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/539727
[patent_app_country] => US
[patent_app_date] => 2012-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539727
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/539727 | FinFET structure with multiple workfunctions and method for fabricating the same | Jul 1, 2012 | Issued |
Array
(
[id] => 9620812
[patent_doc_number] => 08790985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-29
[patent_title] => 'High voltage resistance coupling structure'
[patent_app_type] => utility
[patent_app_number] => 13/538043
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 6633
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13538043
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/538043 | High voltage resistance coupling structure | Jun 28, 2012 | Issued |
Array
(
[id] => 8785077
[patent_doc_number] => 08431922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Lateral phase change memory'
[patent_app_type] => utility
[patent_app_number] => 13/485665
[patent_app_country] => US
[patent_app_date] => 2012-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 2257
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13485665
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/485665 | Lateral phase change memory | May 30, 2012 | Issued |
Array
(
[id] => 8483375
[patent_doc_number] => 20120282782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'Thin Substrate Fabrication Using Stress-Induced Spalling'
[patent_app_type] => utility
[patent_app_number] => 13/480329
[patent_app_country] => US
[patent_app_date] => 2012-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5371
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13480329
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/480329 | Thin substrate fabrication using stress-induced spalling | May 23, 2012 | Issued |
Array
(
[id] => 8313157
[patent_doc_number] => 20120190184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-26
[patent_title] => 'PROCESSES AND APPARATUS HAVING A SEMICONDUCTOR FIN'
[patent_app_type] => utility
[patent_app_number] => 13/440383
[patent_app_country] => US
[patent_app_date] => 2012-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13440383
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/440383 | Processes and apparatus having a semiconductor fin | Apr 4, 2012 | Issued |
Array
(
[id] => 9414171
[patent_doc_number] => 08698208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-15
[patent_title] => 'Photoelectric conversion device'
[patent_app_type] => utility
[patent_app_number] => 13/431113
[patent_app_country] => US
[patent_app_date] => 2012-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8301
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13431113
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/431113 | Photoelectric conversion device | Mar 26, 2012 | Issued |