
Tony Tran
Examiner (ID: 213, Phone: (571)270-1749 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2821, 2809, 2894, 2893, 2818 |
| Total Applications | 1119 |
| Issued Applications | 726 |
| Pending Applications | 114 |
| Abandoned Applications | 304 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15462279
[patent_doc_number] => 20200043964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => SOLID-STATE IMAGING DEVICE AND CAMERA
[patent_app_type] => utility
[patent_app_number] => 16/598950
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598950 | Solid-state imaging device and camera | Oct 9, 2019 | Issued |
Array
(
[id] => 15299877
[patent_doc_number] => 20190393074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => BARRIER LAYER REMOVAL METHOD AND SEMICONDUCTOR STRUCTURE FORMING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/560492
[patent_app_country] => US
[patent_app_date] => 2019-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16560492
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/560492 | BARRIER LAYER REMOVAL METHOD AND SEMICONDUCTOR STRUCTURE FORMING METHOD | Sep 3, 2019 | Abandoned |
Array
(
[id] => 18235844
[patent_doc_number] => 11600408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => Method for improving current carrying capacity of second-generation high-temperature superconducting tape
[patent_app_type] => utility
[patent_app_number] => 16/558013
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2516
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558013
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558013 | Method for improving current carrying capacity of second-generation high-temperature superconducting tape | Aug 29, 2019 | Issued |
Array
(
[id] => 15533095
[patent_doc_number] => 20200058853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => Method of Manufacturing Phase-Change Material (PCM) Radio Frequency (RF) Switch Using a Chemically Protective and Thermally Conductive Layer
[patent_app_type] => utility
[patent_app_number] => 16/554492
[patent_app_country] => US
[patent_app_date] => 2019-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554492
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554492 | Method of manufacturing phase-change material (PCM) radio frequency (RF) switch using a chemically protective and thermally conductive layer | Aug 27, 2019 | Issued |
Array
(
[id] => 17047961
[patent_doc_number] => 11101151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Package substrate processing method
[patent_app_type] => utility
[patent_app_number] => 16/540598
[patent_app_country] => US
[patent_app_date] => 2019-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10083
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16540598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/540598 | Package substrate processing method | Aug 13, 2019 | Issued |
Array
(
[id] => 16280241
[patent_doc_number] => 10763282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/522912
[patent_app_country] => US
[patent_app_date] => 2019-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 120
[patent_no_of_words] => 45911
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16522912
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/522912 | Semiconductor device | Jul 25, 2019 | Issued |
Array
(
[id] => 15046165
[patent_doc_number] => 20190334087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => METHOD FOR MANUFACTURING ELECTRODE AND RESISTIVE RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/508322
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3381
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16508322
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/508322 | Method for manufacturing electrode and resistive random access memory | Jul 10, 2019 | Issued |
Array
(
[id] => 15000267
[patent_doc_number] => 20190319091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => METHOD OF FORMING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/455960
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455960 | Method of forming a semiconductor device | Jun 27, 2019 | Issued |
Array
(
[id] => 16528617
[patent_doc_number] => 20200402698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => High Current Integrated Circuit-Based Transformer
[patent_app_type] => utility
[patent_app_number] => 16/449673
[patent_app_country] => US
[patent_app_date] => 2019-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16449673
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/449673 | High current integrated circuit-based transformer | Jun 23, 2019 | Issued |
Array
(
[id] => 16218584
[patent_doc_number] => 10734407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/448844
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 7523
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448844
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448844 | Manufacturing method of semiconductor device | Jun 20, 2019 | Issued |
Array
(
[id] => 14969407
[patent_doc_number] => 20190312182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => METHOD OF FABRICATING LIGHT EMITTING DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/442870
[patent_app_country] => US
[patent_app_date] => 2019-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16442870
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/442870 | Method of fabricating light emitting device package | Jun 16, 2019 | Issued |
Array
(
[id] => 19886885
[patent_doc_number] => 12272614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => Integrated circuit packages with solder thermal interface materials with embedded particles
[patent_app_type] => utility
[patent_app_number] => 16/423700
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 12802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423700 | Integrated circuit packages with solder thermal interface materials with embedded particles | May 27, 2019 | Issued |
Array
(
[id] => 16456108
[patent_doc_number] => 20200365534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => ETCH BARRIER FOR MICROELECTRONIC PACKAGING CONDUCTIVE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/413943
[patent_app_country] => US
[patent_app_date] => 2019-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5094
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16413943
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/413943 | Etch barrier for microelectronic packaging conductive structures | May 15, 2019 | Issued |
Array
(
[id] => 14812807
[patent_doc_number] => 20190273013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => INTEGRATION OF FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/414525
[patent_app_country] => US
[patent_app_date] => 2019-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4388
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16414525
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/414525 | Integration of finFET device | May 15, 2019 | Issued |
Array
(
[id] => 14784707
[patent_doc_number] => 20190267251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => METHOD OF TREATING SILICON WAFERS TO HAVE INTRINSIC GETTERING AND GATE OXIDE INTEGRITY YIELD
[patent_app_type] => utility
[patent_app_number] => 16/407266
[patent_app_country] => US
[patent_app_date] => 2019-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16407266
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/407266 | Method of treating silicon wafers to have intrinsic gettering and gate oxide integrity yield | May 8, 2019 | Issued |
Array
(
[id] => 19767445
[patent_doc_number] => 12225761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Display device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 17/043781
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 33
[patent_no_of_words] => 22758
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17043781
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/043781 | Display device and fabrication method thereof | Apr 24, 2019 | Issued |
Array
(
[id] => 17181292
[patent_doc_number] => 11158541
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Method of processing wafer
[patent_app_type] => utility
[patent_app_number] => 16/388137
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4323
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388137
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388137 | Method of processing wafer | Apr 17, 2019 | Issued |
Array
(
[id] => 16394388
[patent_doc_number] => 20200335329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => ANNEALING PROCESSES TO STABILIZE NICKEL-CONTAINING FILMS
[patent_app_type] => utility
[patent_app_number] => 16/388543
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388543 | ANNEALING PROCESSES TO STABILIZE NICKEL-CONTAINING FILMS | Apr 17, 2019 | Abandoned |
Array
(
[id] => 17456296
[patent_doc_number] => 11271163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Method of forming semiconductor device having carbon nanotube
[patent_app_type] => utility
[patent_app_number] => 16/387640
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 29
[patent_no_of_words] => 7438
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16387640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/387640 | Method of forming semiconductor device having carbon nanotube | Apr 17, 2019 | Issued |
Array
(
[id] => 19461438
[patent_doc_number] => 12101974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/441054
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 14678
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 594
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17441054
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/441054 | Display device | Mar 27, 2019 | Issued |