
Tony Tran
Examiner (ID: 13756, Phone: (571)270-1749 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2818, 2894, 2809, 2821, 2893 |
| Total Applications | 1144 |
| Issued Applications | 736 |
| Pending Applications | 102 |
| Abandoned Applications | 312 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16324176
[patent_doc_number] => 10784148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Forming uniform fin height on oxide substrate
[patent_app_type] => utility
[patent_app_number] => 15/958769
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 4676
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958769
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958769 | Forming uniform fin height on oxide substrate | Apr 19, 2018 | Issued |
Array
(
[id] => 16479758
[patent_doc_number] => 10854714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Germanium containing nanowires and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/958954
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5262
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958954
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958954 | Germanium containing nanowires and methods for forming the same | Apr 19, 2018 | Issued |
Array
(
[id] => 15030793
[patent_doc_number] => 20190326401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => BODY CONNECTION FOR A SILICON-ON-INSULATOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/958792
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2942
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958792 | BODY CONNECTION FOR A SILICON-ON-INSULATOR DEVICE | Apr 19, 2018 | Abandoned |
Array
(
[id] => 18623939
[patent_doc_number] => 11756996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Formation of wrap-around-contact for gate-all-around nanosheet FET
[patent_app_type] => utility
[patent_app_number] => 15/959062
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15959062
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/959062 | Formation of wrap-around-contact for gate-all-around nanosheet FET | Apr 19, 2018 | Issued |
Array
(
[id] => 15673367
[patent_doc_number] => 10600927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Infrared detecting semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/958862
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 7896
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958862
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958862 | Infrared detecting semiconductor device | Apr 19, 2018 | Issued |
Array
(
[id] => 16489115
[patent_doc_number] => 20200382730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => IMAGING DEVICE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/606906
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 47336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16606906
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/606906 | Imaging device and electronic device | Apr 19, 2018 | Issued |
Array
(
[id] => 16653569
[patent_doc_number] => 10930762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Multiple work function nanosheet field effect transistor using sacrificial silicon germanium growth
[patent_app_type] => utility
[patent_app_number] => 15/917089
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10570
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15917089
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/917089 | Multiple work function nanosheet field effect transistor using sacrificial silicon germanium growth | Mar 8, 2018 | Issued |
Array
(
[id] => 16187172
[patent_doc_number] => 10720513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => OTP-MTP on FDSOI architecture and method for producing the same
[patent_app_type] => utility
[patent_app_number] => 15/917147
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5129
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15917147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/917147 | OTP-MTP on FDSOI architecture and method for producing the same | Mar 8, 2018 | Issued |
Array
(
[id] => 14843179
[patent_doc_number] => 20190279990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => BITCELL LAYOUT FOR A TWO-PORT SRAM CELL EMPLOYING VERTICAL-TRANSPORT FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 15/917027
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15917027
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/917027 | BITCELL LAYOUT FOR A TWO-PORT SRAM CELL EMPLOYING VERTICAL-TRANSPORT FIELD-EFFECT TRANSISTORS | Mar 8, 2018 | Abandoned |
Array
(
[id] => 13420131
[patent_doc_number] => 20180261608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/917160
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15917160
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/917160 | Semiconductor memory device | Mar 8, 2018 | Issued |
Array
(
[id] => 15823489
[patent_doc_number] => 10636944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Semiconductor light-emitting device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/912973
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6266
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 437
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15912973
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/912973 | Semiconductor light-emitting device and method for fabricating the same | Mar 5, 2018 | Issued |
Array
(
[id] => 12896800
[patent_doc_number] => 20180190775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR SUBSTRATE, SEMICONDUCTOR SUBSTRATE, AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/905984
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15905984
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/905984 | Method for fabricating semiconductor substrate, semiconductor substrate, and semiconductor device | Feb 26, 2018 | Issued |
Array
(
[id] => 14542525
[patent_doc_number] => 20190206884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells Individually Comprising A Programmable Charge-Storage Transistor
[patent_app_type] => utility
[patent_app_number] => 15/903254
[patent_app_country] => US
[patent_app_date] => 2018-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15903254
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/903254 | Methods of forming an array of elevationally-extending strings of memory cells individually comprising a programmable charge-storage transistor | Feb 22, 2018 | Issued |
Array
(
[id] => 13375405
[patent_doc_number] => 20180239244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => Method For Reducing Lithography Defects and Pattern Transfer
[patent_app_type] => utility
[patent_app_number] => 15/902858
[patent_app_country] => US
[patent_app_date] => 2018-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5294
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15902858
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/902858 | Method for reducing lithography defects and pattern transfer | Feb 21, 2018 | Issued |
Array
(
[id] => 16448509
[patent_doc_number] => 10840440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Metal/dielectric/metal hybrid hard mask to define ultra-large height top electrode for sub 60nm MRAM devices
[patent_app_type] => utility
[patent_app_number] => 15/902391
[patent_app_country] => US
[patent_app_date] => 2018-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 5
[patent_no_of_words] => 2130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15902391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/902391 | Metal/dielectric/metal hybrid hard mask to define ultra-large height top electrode for sub 60nm MRAM devices | Feb 21, 2018 | Issued |
Array
(
[id] => 15503633
[patent_doc_number] => 20200052005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => DRIVE CIRCUIT, MATRIX SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/485832
[patent_app_country] => US
[patent_app_date] => 2018-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16682
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16485832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/485832 | DRIVE CIRCUIT, MATRIX SUBSTRATE, AND DISPLAY DEVICE | Feb 15, 2018 | Abandoned |
Array
(
[id] => 13435403
[patent_doc_number] => 20180269244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => SOLID-STATE IMAGING DEVICE AND CAMERA
[patent_app_type] => utility
[patent_app_number] => 15/932236
[patent_app_country] => US
[patent_app_date] => 2018-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15932236
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/932236 | Solid-state imaging device and camera | Feb 15, 2018 | Issued |
Array
(
[id] => 12849364
[patent_doc_number] => 20180174961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => Air Gap Structure and Method
[patent_app_type] => utility
[patent_app_number] => 15/893050
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893050
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893050 | Air gap structure and method | Feb 8, 2018 | Issued |
Array
(
[id] => 12800833
[patent_doc_number] => 20180158780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => MOLDING STRUCTURE FOR WAFER LEVEL PACKAGE
[patent_app_type] => utility
[patent_app_number] => 15/887815
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887815
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887815 | Molding structure for wafer level package | Feb 1, 2018 | Issued |
Array
(
[id] => 16030305
[patent_doc_number] => 10677563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Firearm usage monitoring system
[patent_app_type] => utility
[patent_app_number] => 15/881728
[patent_app_country] => US
[patent_app_date] => 2018-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 15294
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881728
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881728 | Firearm usage monitoring system | Jan 26, 2018 | Issued |