
Tony Tran
Examiner (ID: 16725, Phone: (571)270-1749 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2821, 2893, 2818, 2809 |
| Total Applications | 1121 |
| Issued Applications | 726 |
| Pending Applications | 110 |
| Abandoned Applications | 305 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18410608
[patent_doc_number] => 20230171961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => LOCAL CONTACTS OF THREE-DIMENSIONAL MEMORY DEVICES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/096316
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18096316
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/096316 | LOCAL CONTACTS OF THREE-DIMENSIONAL MEMORY DEVICES AND METHODS FOR FORMING THE SAME | Jan 11, 2023 | Pending |
Array
(
[id] => 19305717
[patent_doc_number] => 20240234297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => VIA STRUCTURE WITHOUT LINER INTERFACE
[patent_app_type] => utility
[patent_app_number] => 18/093713
[patent_app_country] => US
[patent_app_date] => 2023-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18093713
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/093713 | VIA STRUCTURE WITHOUT LINER INTERFACE | Jan 4, 2023 | Pending |
Array
(
[id] => 19305623
[patent_doc_number] => 20240234203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE HAVING LOW DIELECTRIC CAPACITANCE AND GOOD ELECTRICAL BREAKDOWN PERFORMANCE, AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/150617
[patent_app_country] => US
[patent_app_date] => 2023-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18150617
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/150617 | SEMICONDUCTOR DEVICE HAVING LOW DIELECTRIC CAPACITANCE AND GOOD ELECTRICAL BREAKDOWN PERFORMANCE, AND METHOD FOR MANUFACTURING THE SAME | Jan 4, 2023 | Pending |
Array
(
[id] => 19269454
[patent_doc_number] => 20240213158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => LOW RESISTANCE BOTTOM ELECTRODE VIA
[patent_app_type] => utility
[patent_app_number] => 18/093472
[patent_app_country] => US
[patent_app_date] => 2023-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6725
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18093472
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/093472 | LOW RESISTANCE BOTTOM ELECTRODE VIA | Jan 4, 2023 | Pending |
Array
(
[id] => 19269560
[patent_doc_number] => 20240213264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => ACTIVE DEVICE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/091383
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6942
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091383 | ACTIVE DEVICE SUBSTRATE | Dec 29, 2022 | Pending |
Array
(
[id] => 19866360
[patent_doc_number] => 20250105146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => HIGH-DENSITY THREE-DIMENSIONAL MEMORY DEVICE WITH INTERCONNECTION OF LOW RESISTANCE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/255811
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18255811
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/255811 | HIGH-DENSITY THREE-DIMENSIONAL MEMORY DEVICE WITH INTERCONNECTION OF LOW RESISTANCE AND MANUFACTURING METHOD THEREOF | Dec 29, 2022 | Pending |
Array
(
[id] => 19271529
[patent_doc_number] => 20240215236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => THREE-DIMENSIONAL NAND MEMORY DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/089927
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18089927
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/089927 | THREE-DIMENSIONAL NAND MEMORY DEVICE AND METHOD OF FORMING THE SAME | Dec 27, 2022 | Pending |
Array
(
[id] => 18361333
[patent_doc_number] => 20230142924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => 3D NAND MEMORY DEVICE AND FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/090440
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18090440
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/090440 | 3D NAND MEMORY DEVICE AND FORMING METHOD THEREOF | Dec 27, 2022 | Pending |
Array
(
[id] => 19131007
[patent_doc_number] => 20240136360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 18/088801
[patent_app_country] => US
[patent_app_date] => 2022-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18088801
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/088801 | ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY PANEL | Dec 26, 2022 | Pending |
Array
(
[id] => 19131007
[patent_doc_number] => 20240136360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 18/088801
[patent_app_country] => US
[patent_app_date] => 2022-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18088801
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/088801 | ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY PANEL | Dec 26, 2022 | Pending |
Array
(
[id] => 20082675
[patent_doc_number] => 12356777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Semiconductor devices and methods of manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 18/085044
[patent_app_country] => US
[patent_app_date] => 2022-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 3225
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 344
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085044
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/085044 | Semiconductor devices and methods of manufacturing semiconductor devices | Dec 19, 2022 | Issued |
Array
(
[id] => 18318805
[patent_doc_number] => 20230116933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => Piezoelectric MEMS Resonators based on Porous Silicon Technologies
[patent_app_type] => utility
[patent_app_number] => 18/083473
[patent_app_country] => US
[patent_app_date] => 2022-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5605
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18083473
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/083473 | Piezoelectric MEMS resonators based on porous silicon technologies | Dec 16, 2022 | Issued |
Array
(
[id] => 19206163
[patent_doc_number] => 20240178062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => Method for Gapfill
[patent_app_type] => utility
[patent_app_number] => 18/083075
[patent_app_country] => US
[patent_app_date] => 2022-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18083075
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/083075 | Method for Gapfill | Dec 15, 2022 | Pending |
Array
(
[id] => 19253008
[patent_doc_number] => 20240204005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => TRANSISTORS WITH DIELECTRIC STACK ISOLATING BACKSIDE POWER RAIL
[patent_app_type] => utility
[patent_app_number] => 18/080828
[patent_app_country] => US
[patent_app_date] => 2022-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18080828
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/080828 | TRANSISTORS WITH DIELECTRIC STACK ISOLATING BACKSIDE POWER RAIL | Dec 13, 2022 | Pending |
Array
(
[id] => 19252870
[patent_doc_number] => 20240203867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => SKIP VIA WITH DISCONTINUOUS DIELECTRIC CAP
[patent_app_type] => utility
[patent_app_number] => 18/065747
[patent_app_country] => US
[patent_app_date] => 2022-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18065747
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/065747 | SKIP VIA WITH DISCONTINUOUS DIELECTRIC CAP | Dec 13, 2022 | Pending |
Array
(
[id] => 19237496
[patent_doc_number] => 20240194691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => ENLARGED OVERLAP BETWEEN BACKSIDE POWER RAIL AND BACKSIDE CONTACT
[patent_app_type] => utility
[patent_app_number] => 18/064954
[patent_app_country] => US
[patent_app_date] => 2022-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9173
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064954
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064954 | ENLARGED OVERLAP BETWEEN BACKSIDE POWER RAIL AND BACKSIDE CONTACT | Dec 12, 2022 | Pending |
Array
(
[id] => 19221539
[patent_doc_number] => 20240186243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH ENERGY REMOVABLE STRUCTURE AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/075666
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075666
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075666 | SEMICONDUCTOR DEVICE STRUCTURE WITH ENERGY REMOVABLE STRUCTURE AND METHOD FOR PREPARING THE SAME | Dec 5, 2022 | Pending |
Array
(
[id] => 18424101
[patent_doc_number] => 20230178565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/075605
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10629
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075605
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075605 | DISPLAY PANEL AND DISPLAY DEVICE | Dec 5, 2022 | Pending |
Array
(
[id] => 18424097
[patent_doc_number] => 20230178561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => ACTIVE MATRIX SUBSTRATE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 18/074551
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18074551
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/074551 | ACTIVE MATRIX SUBSTRATE AND METHOD FOR MANUFACTURING SAME | Dec 4, 2022 | Pending |
Array
(
[id] => 18440292
[patent_doc_number] => 20230187587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => LIGHT-EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/994386
[patent_app_country] => US
[patent_app_date] => 2022-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17994386
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/994386 | LIGHT-EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 27, 2022 | Pending |