
Trinh T. Nguyen
Examiner (ID: 499, Phone: (571)272-6906 , Office: P/3644 )
| Most Active Art Unit | 3644 |
| Art Unit(s) | 3726, 3728, 3644 |
| Total Applications | 2103 |
| Issued Applications | 1456 |
| Pending Applications | 117 |
| Abandoned Applications | 554 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18743428
[patent_doc_number] => 20230352416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => METHODS AND APPARATUS TO IMPROVE SIGNAL INTEGRITY PERFORMANCE IN INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/733170
[patent_app_country] => US
[patent_app_date] => 2022-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15885
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17733170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/733170 | Methods and apparatus to improve signal integrity performance in integrated circuit packages | Apr 28, 2022 | Issued |
Array
(
[id] => 19582579
[patent_doc_number] => 12148707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Homogeneous chiplets configurable as a two-dimensional system or a three-dimensional system
[patent_app_type] => utility
[patent_app_number] => 17/728761
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728761 | Homogeneous chiplets configurable as a two-dimensional system or a three-dimensional system | Apr 24, 2022 | Issued |
Array
(
[id] => 17780082
[patent_doc_number] => 20220246432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => Conformal High Concentration Boron Doping Of Semiconductors
[patent_app_type] => utility
[patent_app_number] => 17/724994
[patent_app_country] => US
[patent_app_date] => 2022-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17724994
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/724994 | Conformal high concentration boron doping of semiconductors | Apr 19, 2022 | Issued |
Array
(
[id] => 19858261
[patent_doc_number] => 12261112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Signal lines in memory devices and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/717250
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 15687
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717250
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717250 | Signal lines in memory devices and methods for forming the same | Apr 10, 2022 | Issued |
Array
(
[id] => 18679919
[patent_doc_number] => 20230317577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709627
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709627
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709627 | FINE PITCH CHIP INTERCONNECT STRUCTURE FOR BUMP BRIDGE AND HIGH TEMPERATURE STORAGE IMPROVEMENT AND METHODS FOR FORMING THE SAME | Mar 30, 2022 | Pending |
Array
(
[id] => 18209781
[patent_doc_number] => 20230056041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/706978
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706978 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Mar 28, 2022 | Pending |
Array
(
[id] => 18661387
[patent_doc_number] => 20230307401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => MULTI-LAYERED STRUCTURE INTERFACE BETWEEN A BALL GRID ARRAY DEVICE AND A PRINTED CIRCUIT BOARD
[patent_app_type] => utility
[patent_app_number] => 17/656729
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656729 | Multi-layered structure interface between a ball grid array device and a printed circuit board | Mar 27, 2022 | Issued |
Array
(
[id] => 18609915
[patent_doc_number] => 11751413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/700026
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 10322
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17700026
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/700026 | Display device and method for manufacturing the same | Mar 20, 2022 | Issued |
Array
(
[id] => 17949763
[patent_doc_number] => 20220336782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DISPLAY DEVICE AND SPLICING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/695859
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695859 | Display device and splicing display device | Mar 15, 2022 | Issued |
Array
(
[id] => 18774720
[patent_doc_number] => 20230369551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => LIGHT EMITTING MODULE, METHOD OF MANUFACTURING LIGHT EMITTING MODULE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/041694
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18041694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/041694 | Light emitting module, method of manufacturing light emitting module, and display device | Mar 3, 2022 | Issued |
Array
(
[id] => 18641240
[patent_doc_number] => 11765883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Method for manufacturing semiconductor die with decoupling capacitor
[patent_app_type] => utility
[patent_app_number] => 17/685535
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7424
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685535
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685535 | Method for manufacturing semiconductor die with decoupling capacitor | Mar 2, 2022 | Issued |
Array
(
[id] => 19951331
[patent_doc_number] => 12322702
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/683774
[patent_app_country] => US
[patent_app_date] => 2022-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2230
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17683774
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/683774 | Semiconductor package | Feb 28, 2022 | Issued |
Array
(
[id] => 17840771
[patent_doc_number] => 20220278077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => SEMICONDUCTOR PACKAGES INCLUDING A BONDING WIRE BRANCH STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/682904
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8029
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17682904
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/682904 | Semiconductor packages including a bonding wire branch structure | Feb 27, 2022 | Issued |
Array
(
[id] => 19639628
[patent_doc_number] => 12170243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Dielectric anchors for anchoring a conductive pillar
[patent_app_type] => utility
[patent_app_number] => 17/682238
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 13602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17682238
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/682238 | Dielectric anchors for anchoring a conductive pillar | Feb 27, 2022 | Issued |
Array
(
[id] => 19244559
[patent_doc_number] => 12015014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/679861
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 12244
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17679861
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/679861 | Semiconductor package | Feb 23, 2022 | Issued |
Array
(
[id] => 19654477
[patent_doc_number] => 12176277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Package substrate and package structure
[patent_app_type] => utility
[patent_app_number] => 17/676862
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6666
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17676862
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/676862 | Package substrate and package structure | Feb 21, 2022 | Issued |
Array
(
[id] => 20111581
[patent_doc_number] => 12362317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Semiconductor die dipping structure
[patent_app_type] => utility
[patent_app_number] => 17/677702
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 4603
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17677702
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/677702 | Semiconductor die dipping structure | Feb 21, 2022 | Issued |
Array
(
[id] => 19376705
[patent_doc_number] => 12068285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Stacked die structure and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/676233
[patent_app_country] => US
[patent_app_date] => 2022-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 7842
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17676233
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/676233 | Stacked die structure and method of fabricating the same | Feb 20, 2022 | Issued |
Array
(
[id] => 17630651
[patent_doc_number] => 20220165666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => LASER-FORMED INTERCONNECTS FOR REDUNDANT DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/670810
[patent_app_country] => US
[patent_app_date] => 2022-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19123
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17670810
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/670810 | Laser-formed interconnects for redundant devices | Feb 13, 2022 | Issued |
Array
(
[id] => 18570540
[patent_doc_number] => 20230260877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => MONOLITHIC CONDUCTIVE CYLINDER IN A SEMICONDUCTOR DEVICE AND ASSOCIATED METHODS
[patent_app_type] => utility
[patent_app_number] => 17/670393
[patent_app_country] => US
[patent_app_date] => 2022-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17670393
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/670393 | Monolithic conductive cylinder in a semiconductor device and associated methods | Feb 10, 2022 | Issued |