
Trisha U. Vu
Examiner (ID: 4980)
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2111, 2112, 2181, 2189 |
| Total Applications | 371 |
| Issued Applications | 278 |
| Pending Applications | 4 |
| Abandoned Applications | 90 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 623188
[patent_doc_number] => 07143218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-11-28
[patent_title] => 'Network media access controller embedded in a programmable logic device-address filter'
[patent_app_type] => utility
[patent_app_number] => 11/040135
[patent_app_country] => US
[patent_app_date] => 2005-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 81
[patent_no_of_words] => 40361
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/143/07143218.pdf
[firstpage_image] =>[orig_patent_app_number] => 11040135
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/040135 | Network media access controller embedded in a programmable logic device-address filter | Jan 20, 2005 | Issued |
Array
(
[id] => 366479
[patent_doc_number] => 07484022
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-01-27
[patent_title] => 'Network media access controller embedded in a programmable logic device—host interface'
[patent_app_type] => utility
[patent_app_number] => 11/040973
[patent_app_country] => US
[patent_app_date] => 2005-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 81
[patent_no_of_words] => 40296
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/484/07484022.pdf
[firstpage_image] =>[orig_patent_app_number] => 11040973
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/040973 | Network media access controller embedded in a programmable logic device—host interface | Jan 20, 2005 | Issued |
Array
(
[id] => 873353
[patent_doc_number] => 07366807
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-04-29
[patent_title] => 'Network media access controller embedded in a programmable logic device—statistics interface'
[patent_app_type] => utility
[patent_app_number] => 11/040567
[patent_app_country] => US
[patent_app_date] => 2005-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 81
[patent_no_of_words] => 40347
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/366/07366807.pdf
[firstpage_image] =>[orig_patent_app_number] => 11040567
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/040567 | Network media access controller embedded in a programmable logic device—statistics interface | Jan 20, 2005 | Issued |
Array
(
[id] => 6913905
[patent_doc_number] => 20050177663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Method of using bus and bus interface'
[patent_app_type] => utility
[patent_app_number] => 11/035426
[patent_app_country] => US
[patent_app_date] => 2005-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5337
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20050177663.pdf
[firstpage_image] =>[orig_patent_app_number] => 11035426
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/035426 | Method of using bus and bus interface | Jan 13, 2005 | Issued |
Array
(
[id] => 6953820
[patent_doc_number] => 20050228915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Pipelined stop, start, address byte, and data byte technique and circuit for I2C logic system'
[patent_app_type] => utility
[patent_app_number] => 11/032272
[patent_app_country] => US
[patent_app_date] => 2005-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8138
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20050228915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11032272
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/032272 | Pipelined stop, start, address byte, and data byte technique and circuit for I2C logic system | Jan 9, 2005 | Issued |
Array
(
[id] => 6985162
[patent_doc_number] => 20050154804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-14
[patent_title] => 'Switch for bus optimization'
[patent_app_type] => utility
[patent_app_number] => 11/031420
[patent_app_country] => US
[patent_app_date] => 2005-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3273
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20050154804.pdf
[firstpage_image] =>[orig_patent_app_number] => 11031420
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/031420 | Switch for bus optimization | Jan 6, 2005 | Issued |
Array
(
[id] => 5633402
[patent_doc_number] => 20060149873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-06
[patent_title] => 'Bus isolation apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 11/028926
[patent_app_country] => US
[patent_app_date] => 2005-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2698
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20060149873.pdf
[firstpage_image] =>[orig_patent_app_number] => 11028926
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/028926 | Bus isolation apparatus and method | Jan 3, 2005 | Abandoned |
Array
(
[id] => 5650900
[patent_doc_number] => 20060136635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Very little multi master bus'
[patent_app_type] => utility
[patent_app_number] => 11/020830
[patent_app_country] => US
[patent_app_date] => 2004-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5044
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20060136635.pdf
[firstpage_image] =>[orig_patent_app_number] => 11020830
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/020830 | Very little multi master bus | Dec 21, 2004 | Abandoned |
Array
(
[id] => 5650904
[patent_doc_number] => 20060136639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Stream priority'
[patent_app_type] => utility
[patent_app_number] => 11/020500
[patent_app_country] => US
[patent_app_date] => 2004-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3725
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20060136639.pdf
[firstpage_image] =>[orig_patent_app_number] => 11020500
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/020500 | Stream priority | Dec 20, 2004 | Issued |
Array
(
[id] => 593192
[patent_doc_number] => 07461192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'Interface for bridging out-of-band information and preventing false presence detection of terminating devices'
[patent_app_type] => utility
[patent_app_number] => 11/014260
[patent_app_country] => US
[patent_app_date] => 2004-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6884
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/461/07461192.pdf
[firstpage_image] =>[orig_patent_app_number] => 11014260
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/014260 | Interface for bridging out-of-band information and preventing false presence detection of terminating devices | Dec 14, 2004 | Issued |
Array
(
[id] => 589831
[patent_doc_number] => 07464212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-09
[patent_title] => 'Method and apparatus for determining compatibility between devices'
[patent_app_type] => utility
[patent_app_number] => 11/006052
[patent_app_country] => US
[patent_app_date] => 2004-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5652
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/464/07464212.pdf
[firstpage_image] =>[orig_patent_app_number] => 11006052
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/006052 | Method and apparatus for determining compatibility between devices | Dec 5, 2004 | Issued |
| 10/985493 | EMBEDDED NETWORK MEDIA ACCESS CONTROLLER | Nov 9, 2004 | Abandoned |
Array
(
[id] => 5728533
[patent_doc_number] => 20060059294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Expandable bus topology for peripheral devices of straddle vehicles'
[patent_app_type] => utility
[patent_app_number] => 10/942647
[patent_app_country] => US
[patent_app_date] => 2004-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4574
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20060059294.pdf
[firstpage_image] =>[orig_patent_app_number] => 10942647
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/942647 | Expandable bus topology for peripheral devices of straddle vehicles | Sep 15, 2004 | Abandoned |
Array
(
[id] => 5635378
[patent_doc_number] => 20060066351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-30
[patent_title] => 'Scalable I/O signaling topology using source-calibrated reference voltages'
[patent_app_type] => utility
[patent_app_number] => 10/942720
[patent_app_country] => US
[patent_app_date] => 2004-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6813
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20060066351.pdf
[firstpage_image] =>[orig_patent_app_number] => 10942720
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/942720 | Scalable I/O signaling topology using source-calibrated reference voltages | Sep 14, 2004 | Issued |
Array
(
[id] => 7601989
[patent_doc_number] => 07237055
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-06-26
[patent_title] => 'System, apparatus and method for data path routing configurable to perform dynamic bit permutations'
[patent_app_type] => utility
[patent_app_number] => 10/931491
[patent_app_country] => US
[patent_app_date] => 2004-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 9385
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/237/07237055.pdf
[firstpage_image] =>[orig_patent_app_number] => 10931491
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/931491 | System, apparatus and method for data path routing configurable to perform dynamic bit permutations | Aug 30, 2004 | Issued |
Array
(
[id] => 5906690
[patent_doc_number] => 20060047881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Method and system for extending the functionality of an embedded USB transceiver interface to handle threshold shift of a USB 2.0 bus during high-speed chirp'
[patent_app_type] => utility
[patent_app_number] => 10/929779
[patent_app_country] => US
[patent_app_date] => 2004-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3963
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20060047881.pdf
[firstpage_image] =>[orig_patent_app_number] => 10929779
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/929779 | Method and system for extending the functionality of an embedded USB transceiver interface to handle threshold shift of a USB 2.0 bus during high-speed chirp | Aug 30, 2004 | Issued |
Array
(
[id] => 7030363
[patent_doc_number] => 20050021897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Method and an apparatus for a re-configurable processor'
[patent_app_type] => utility
[patent_app_number] => 10/918586
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5963
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20050021897.pdf
[firstpage_image] =>[orig_patent_app_number] => 10918586
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/918586 | Method and an apparatus for a re-configurable processor | Aug 12, 2004 | Issued |
Array
(
[id] => 6970687
[patent_doc_number] => 20050036397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Detecting device and method for determining type and insertion of flash memory card'
[patent_app_type] => utility
[patent_app_number] => 10/915552
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2784
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20050036397.pdf
[firstpage_image] =>[orig_patent_app_number] => 10915552
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/915552 | Detecting device and method for determining type and insertion of flash memory card | Aug 10, 2004 | Abandoned |
Array
(
[id] => 5803775
[patent_doc_number] => 20060037015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Embedded driver for bus-connected device'
[patent_app_type] => utility
[patent_app_number] => 10/916056
[patent_app_country] => US
[patent_app_date] => 2004-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2698
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20060037015.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916056
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916056 | Embedded driver for bus-connected device | Aug 9, 2004 | Issued |
Array
(
[id] => 695187
[patent_doc_number] => 07076591
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'PCI arbiter with hot plug controller support'
[patent_app_type] => utility
[patent_app_number] => 10/901832
[patent_app_country] => US
[patent_app_date] => 2004-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3015
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/076/07076591.pdf
[firstpage_image] =>[orig_patent_app_number] => 10901832
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/901832 | PCI arbiter with hot plug controller support | Jul 28, 2004 | Issued |