Trisha U. Vu

Array ( [id] => 1311089 [patent_doc_number] => 06625678 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-23 [patent_title] => 'Livelock avoidance method' [patent_app_type] => B1 [patent_app_number] => 09/710620 [patent_app_country] => US [patent_app_date] => 2000-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7001 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/625/06625678.pdf [firstpage_image] =>[orig_patent_app_number] => 09710620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1243076 [patent_doc_number] => 06684281 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Fast delivery of interrupt message over network' [patent_app_type] => B1 [patent_app_number] => 09/705451 [patent_app_country] => US [patent_app_date] => 2000-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 6078 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/684/06684281.pdf [firstpage_image] =>[orig_patent_app_number] => 09705451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1288897 [patent_doc_number] => 06647449 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-11 [patent_title] => 'System, method and circuit for performing round robin arbitration' [patent_app_type] => B1 [patent_app_number] => 09/680551 [patent_app_country] => US [patent_app_date] => 2000-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2353 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/647/06647449.pdf [firstpage_image] =>[orig_patent_app_number] => 09680551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1296966 [patent_doc_number] => 06633936 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-14 [patent_title] => 'Adaptive retry mechanism' [patent_app_type] => B1 [patent_app_number] => 09/670362 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8191 [patent_no_of_claims] => 68 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/633/06633936.pdf [firstpage_image] =>[orig_patent_app_number] => 09670362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1240819 [patent_doc_number] => 06691191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-10 [patent_title] => 'Transaction retry in multi-processor system' [patent_app_type] => B1 [patent_app_number] => 09/668377 [patent_app_country] => US [patent_app_date] => 2000-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 7901 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/691/06691191.pdf [firstpage_image] =>[orig_patent_app_number] => 09668377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318946 [patent_doc_number] => 06618781 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-09 [patent_title] => 'Computer add-on card capable of outputting different type of digital TV signals' [patent_app_type] => B1 [patent_app_number] => 09/666289 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 1781 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/618/06618781.pdf [firstpage_image] =>[orig_patent_app_number] => 09666289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 752875 [patent_doc_number] => 07028126 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-11 [patent_title] => 'Universal serial bus for mobile devices having expansion modules' [patent_app_type] => utility [patent_app_number] => 09/667091 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3533 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/028/07028126.pdf [firstpage_image] =>[orig_patent_app_number] => 09667091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1250222 [patent_doc_number] => 06675246 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Sharing arbiter' [patent_app_type] => B1 [patent_app_number] => 09/667118 [patent_app_country] => US [patent_app_date] => 2000-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 9410 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/675/06675246.pdf [firstpage_image] =>[orig_patent_app_number] => 09667118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214301 [patent_doc_number] => 06715015 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-30 [patent_title] => 'Apparatus and method for generating command and/or response frame for control of digital equipment' [patent_app_type] => B1 [patent_app_number] => 09/664770 [patent_app_country] => US [patent_app_date] => 2000-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2949 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/715/06715015.pdf [firstpage_image] =>[orig_patent_app_number] => 09664770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1192436 [patent_doc_number] => 06735662 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-11 [patent_title] => 'Method and apparatus for improving bus efficiency given an array of frames to transmit' [patent_app_type] => B1 [patent_app_number] => 09/663952 [patent_app_country] => US [patent_app_date] => 2000-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3219 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/735/06735662.pdf [firstpage_image] =>[orig_patent_app_number] => 09663952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1347663 [patent_doc_number] => 06598111 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Backplane physical layer controller' [patent_app_type] => B1 [patent_app_number] => 09/666023 [patent_app_country] => US [patent_app_date] => 2000-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5189 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598111.pdf [firstpage_image] =>[orig_patent_app_number] => 09666023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1271719 [patent_doc_number] => 06662253 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'Shared peripheral architecture' [patent_app_type] => B1 [patent_app_number] => 09/660577 [patent_app_country] => US [patent_app_date] => 2000-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3569 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/662/06662253.pdf [firstpage_image] =>[orig_patent_app_number] => 09660577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 662818 [patent_doc_number] => 07107378 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-12 [patent_title] => 'Cooperative interconnection and operation of a non-volatile memory card and an input-output card' [patent_app_type] => utility [patent_app_number] => 09/653062 [patent_app_country] => US [patent_app_date] => 2000-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3568 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/107/07107378.pdf [firstpage_image] =>[orig_patent_app_number] => 09653062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180870 [patent_doc_number] => 06754760 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-22 [patent_title] => 'Programmable interface for a configurable system bus' [patent_app_type] => B1 [patent_app_number] => 09/644223 [patent_app_country] => US [patent_app_date] => 2000-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2628 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/754/06754760.pdf [firstpage_image] =>[orig_patent_app_number] => 09644223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7962289 [patent_doc_number] => 06681285 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-20 [patent_title] => 'Memory controller and interface' [patent_app_type] => B1 [patent_app_number] => 09/626464 [patent_app_country] => US [patent_app_date] => 2000-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6273 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/681/06681285.pdf [firstpage_image] =>[orig_patent_app_number] => 09626464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 713141 [patent_doc_number] => 07062584 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-13 [patent_title] => 'Method and apparatus for supporting two different types of integrated circuit cards with a single connector' [patent_app_type] => utility [patent_app_number] => 10/030788 [patent_app_country] => US [patent_app_date] => 2000-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2087 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062584.pdf [firstpage_image] =>[orig_patent_app_number] => 10030788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1004637 [patent_doc_number] => 06910091 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-21 [patent_title] => 'Arbitration method of a bus bridge' [patent_app_type] => utility [patent_app_number] => 09/609399 [patent_app_country] => US [patent_app_date] => 2000-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3593 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/910/06910091.pdf [firstpage_image] =>[orig_patent_app_number] => 09609399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1248815 [patent_doc_number] => 06678782 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'Flow architecture for remote high-speed interface application' [patent_app_type] => B1 [patent_app_number] => 09/604446 [patent_app_country] => US [patent_app_date] => 2000-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3634 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/678/06678782.pdf [firstpage_image] =>[orig_patent_app_number] => 09604446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429059 [patent_doc_number] => 06529977 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-04 [patent_title] => 'Circuit and method for reliably performing bus reset regardless of cable length' [patent_app_type] => B1 [patent_app_number] => 09/598479 [patent_app_country] => US [patent_app_date] => 2000-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4160 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/529/06529977.pdf [firstpage_image] =>[orig_patent_app_number] => 09598479 [rel_patent_id] =>[rel_patent_doc_number] =>)