Trong Q. Phan

Array ( [id] => 3845712 [patent_doc_number] => 05815449 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/929574 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7689 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815449.pdf [firstpage_image] =>[orig_patent_app_number] => 929574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4061273 [patent_doc_number] => 05870346 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'VLSI memory circuit' [patent_app_type] => 1 [patent_app_number] => 8/927773 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 26 [patent_no_of_words] => 19915 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/870/05870346.pdf [firstpage_image] =>[orig_patent_app_number] => 927773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882923 [patent_doc_number] => 05838618 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Bi-modal erase method for eliminating cycling-induced flash EEPROM cell write/erase threshold closure' [patent_app_type] => 1 [patent_app_number] => 8/927472 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3429 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838618.pdf [firstpage_image] =>[orig_patent_app_number] => 927472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940087 [patent_doc_number] => 05953254 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Serial flash memory' [patent_app_type] => 1 [patent_app_number] => 8/926576 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4500 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953254.pdf [firstpage_image] =>[orig_patent_app_number] => 926576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4219126 [patent_doc_number] => 06028788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Flash memory device' [patent_app_type] => 1 [patent_app_number] => 8/922047 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 8437 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028788.pdf [firstpage_image] =>[orig_patent_app_number] => 922047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337124 [patent_doc_number] => RE037017 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Laser-beam bar code reader' [patent_app_type] => 2 [patent_app_number] => 8/921045 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2097 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037017.pdf [firstpage_image] =>[orig_patent_app_number] => 921045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3971165 [patent_doc_number] => 05901099 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Memory device with a sense amplifier' [patent_app_type] => 1 [patent_app_number] => 8/915271 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2817 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/901/05901099.pdf [firstpage_image] =>[orig_patent_app_number] => 915271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3774724 [patent_doc_number] => 05844833 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'DRAM with open digit lines and array edge reference sensing' [patent_app_type] => 1 [patent_app_number] => 8/914465 [patent_app_country] => US [patent_app_date] => 1997-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3216 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844833.pdf [firstpage_image] =>[orig_patent_app_number] => 914465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3792133 [patent_doc_number] => 05818765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Semiconductor memory device having auxiliary memory' [patent_app_type] => 1 [patent_app_number] => 8/912373 [patent_app_country] => US [patent_app_date] => 1997-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 6337 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818765.pdf [firstpage_image] =>[orig_patent_app_number] => 912373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3962172 [patent_doc_number] => 05956270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Flash memory and microcomputer' [patent_app_type] => 1 [patent_app_number] => 8/911073 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3934 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/956/05956270.pdf [firstpage_image] =>[orig_patent_app_number] => 911073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4054682 [patent_doc_number] => 05875141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-23 [patent_title] => 'Circuit and method for a memory device with P-channel isolation gates' [patent_app_type] => 1 [patent_app_number] => 8/911074 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4412 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/875/05875141.pdf [firstpage_image] =>[orig_patent_app_number] => 911074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4060977 [patent_doc_number] => 05870326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'Information encoding by multiple line selection' [patent_app_type] => 1 [patent_app_number] => 8/909671 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3098 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/870/05870326.pdf [firstpage_image] =>[orig_patent_app_number] => 909671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4116687 [patent_doc_number] => 06023442 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-08 [patent_title] => 'Semiconductor integrated circuit memory' [patent_app_type] => 1 [patent_app_number] => 8/907947 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 4728 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/023/06023442.pdf [firstpage_image] =>[orig_patent_app_number] => 907947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4077565 [patent_doc_number] => 05867427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Electrically writable nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/908673 [patent_app_country] => US [patent_app_date] => 1997-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4222 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867427.pdf [firstpage_image] =>[orig_patent_app_number] => 908673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756708 [patent_doc_number] => 05801993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Nonvolatile memory device' [patent_app_type] => 1 [patent_app_number] => 8/911373 [patent_app_country] => US [patent_app_date] => 1997-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 11288 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801993.pdf [firstpage_image] =>[orig_patent_app_number] => 911373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3905400 [patent_doc_number] => 05835440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Memory device equilibration circuit and method' [patent_app_type] => 1 [patent_app_number] => 8/907275 [patent_app_country] => US [patent_app_date] => 1997-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9687 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835440.pdf [firstpage_image] =>[orig_patent_app_number] => 907275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4045619 [patent_doc_number] => 05856945 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Method for preventing sub-threshold leakage in flash memory cells to achieve accurate reading, verifying, and fast over-erased Vt correction' [patent_app_type] => 1 [patent_app_number] => 8/906198 [patent_app_country] => US [patent_app_date] => 1997-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6263 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/856/05856945.pdf [firstpage_image] =>[orig_patent_app_number] => 906198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821056 [patent_doc_number] => 05831892 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Matrix memory in virtual ground architecture' [patent_app_type] => 1 [patent_app_number] => 8/904373 [patent_app_country] => US [patent_app_date] => 1997-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5197 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831892.pdf [firstpage_image] =>[orig_patent_app_number] => 904373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889427 [patent_doc_number] => 05825693 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Write control circuit for semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/903876 [patent_app_country] => US [patent_app_date] => 1997-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 24 [patent_no_of_words] => 6757 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/825/05825693.pdf [firstpage_image] =>[orig_patent_app_number] => 903876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950416 [patent_doc_number] => 05930167 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Multi-state non-volatile flash memory capable of being its own two state write cache' [patent_app_type] => 1 [patent_app_number] => 8/902776 [patent_app_country] => US [patent_app_date] => 1997-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 5963 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930167.pdf [firstpage_image] =>[orig_patent_app_number] => 902776 [rel_patent_id] =>[rel_patent_doc_number] =>)