
Trong Q. Phan
Examiner (ID: 8660, Phone: (571)272-1794 , Office: P/2825 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2504, 2827, 2818, 2511, 2824, 2825, 2899 |
| Total Applications | 3077 |
| Issued Applications | 2717 |
| Pending Applications | 50 |
| Abandoned Applications | 311 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8534695
[patent_doc_number] => 08310854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-13
[patent_title] => 'Identifying and accessing individual memory devices in a memory channel'
[patent_app_type] => utility
[patent_app_number] => 13/250386
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 27
[patent_no_of_words] => 21623
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13250386
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/250386 | Identifying and accessing individual memory devices in a memory channel | Sep 29, 2011 | Issued |
Array
(
[id] => 8387477
[patent_doc_number] => 08264880
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-09-11
[patent_title] => 'Reprogramming non-volatile memory devices for read disturbance mitigation'
[patent_app_type] => utility
[patent_app_number] => 13/249080
[patent_app_country] => US
[patent_app_date] => 2011-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5198
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13249080
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/249080 | Reprogramming non-volatile memory devices for read disturbance mitigation | Sep 28, 2011 | Issued |
Array
(
[id] => 9061316
[patent_doc_number] => 08547759
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Semiconductor device performing refresh operation'
[patent_app_type] => utility
[patent_app_number] => 13/197516
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6515
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13197516
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197516 | Semiconductor device performing refresh operation | Aug 2, 2011 | Issued |
Array
(
[id] => 7764856
[patent_doc_number] => 20120033505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR DRIVING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/197438
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 47137
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20120033505.pdf
[firstpage_image] =>[orig_patent_app_number] => 13197438
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197438 | Semiconductor device and method for driving semiconductor device | Aug 2, 2011 | Issued |
Array
(
[id] => 8860015
[patent_doc_number] => 08462561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'System and method for interfacing burst mode devices and page mode devices'
[patent_app_type] => utility
[patent_app_number] => 13/197172
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2499
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13197172
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197172 | System and method for interfacing burst mode devices and page mode devices | Aug 2, 2011 | Issued |
Array
(
[id] => 9505264
[patent_doc_number] => 08743587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/197050
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 15554
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13197050
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197050 | Semiconductor memory device | Aug 2, 2011 | Issued |
Array
(
[id] => 11221350
[patent_doc_number] => 09449692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Functional data programming and reading in a memory'
[patent_app_type] => utility
[patent_app_number] => 13/196938
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3942
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196938
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196938 | Functional data programming and reading in a memory | Aug 2, 2011 | Issued |
Array
(
[id] => 9590266
[patent_doc_number] => 08779811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Clock generator'
[patent_app_type] => utility
[patent_app_number] => 13/196394
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11452
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196394 | Clock generator | Aug 1, 2011 | Issued |
Array
(
[id] => 9590266
[patent_doc_number] => 08779811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Clock generator'
[patent_app_type] => utility
[patent_app_number] => 13/196394
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11452
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196394 | Clock generator | Aug 1, 2011 | Issued |
Array
(
[id] => 9590266
[patent_doc_number] => 08779811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Clock generator'
[patent_app_type] => utility
[patent_app_number] => 13/196394
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11452
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196394 | Clock generator | Aug 1, 2011 | Issued |
Array
(
[id] => 7763447
[patent_doc_number] => 20120032730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'SEMICONDUCTOR INTEGRATED DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/196250
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 29276
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20120032730.pdf
[firstpage_image] =>[orig_patent_app_number] => 13196250
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196250 | Semiconductor integrated circuit | Aug 1, 2011 | Issued |
Array
(
[id] => 9010938
[patent_doc_number] => 08526249
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-03
[patent_title] => 'Methods and systems for detecting and correcting timing signal drift in memory systems'
[patent_app_type] => utility
[patent_app_number] => 13/196116
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9672
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196116
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196116 | Methods and systems for detecting and correcting timing signal drift in memory systems | Aug 1, 2011 | Issued |
Array
(
[id] => 9590266
[patent_doc_number] => 08779811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Clock generator'
[patent_app_type] => utility
[patent_app_number] => 13/196394
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11452
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13196394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196394 | Clock generator | Aug 1, 2011 | Issued |
Array
(
[id] => 8193823
[patent_doc_number] => 20120119824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'BIAS VOLTAGE SOURCE'
[patent_app_type] => utility
[patent_app_number] => 13/196058
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5570
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119824.pdf
[firstpage_image] =>[orig_patent_app_number] => 13196058
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/196058 | BIAS VOLTAGE SOURCE | Aug 1, 2011 | Abandoned |
Array
(
[id] => 8667443
[patent_doc_number] => 08380915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Apparatus, system, and method for managing solid-state storage media'
[patent_app_type] => utility
[patent_app_number] => 13/189402
[patent_app_country] => US
[patent_app_date] => 2011-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 40340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13189402
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/189402 | Apparatus, system, and method for managing solid-state storage media | Jul 21, 2011 | Issued |
Array
(
[id] => 7560092
[patent_doc_number] => 20110273924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-10
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/185043
[patent_app_country] => US
[patent_app_date] => 2011-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5050
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20110273924.pdf
[firstpage_image] =>[orig_patent_app_number] => 13185043
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/185043 | Semiconductor memory device | Jul 17, 2011 | Issued |
Array
(
[id] => 7498177
[patent_doc_number] => 20110261617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-27
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE HAVING MEMORY BLOCK CONFIGURATION'
[patent_app_type] => utility
[patent_app_number] => 13/178182
[patent_app_country] => US
[patent_app_date] => 2011-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11301
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20110261617.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178182
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178182 | Semiconductor memory device having memory block configuration | Jul 6, 2011 | Issued |
Array
(
[id] => 7498199
[patent_doc_number] => 20110261639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-27
[patent_title] => 'Semiconductor memory circuit'
[patent_app_type] => utility
[patent_app_number] => 13/067857
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 16999
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20110261639.pdf
[firstpage_image] =>[orig_patent_app_number] => 13067857
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/067857 | Semiconductor memory circuit | Jun 29, 2011 | Issued |
Array
(
[id] => 10884036
[patent_doc_number] => 08908422
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Magnetoelectric memory'
[patent_app_type] => utility
[patent_app_number] => 13/704850
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 23
[patent_no_of_words] => 8132
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13704850
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/704850 | Magnetoelectric memory | Jun 15, 2011 | Issued |
Array
(
[id] => 8068201
[patent_doc_number] => 20110242919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-06
[patent_title] => 'Precharge Voltage Supplying Circuit'
[patent_app_type] => utility
[patent_app_number] => 13/162350
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2139
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20110242919.pdf
[firstpage_image] =>[orig_patent_app_number] => 13162350
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162350 | Precharge Voltage Supplying Circuit | Jun 15, 2011 | Abandoned |