Trong Q. Phan

Array ( [id] => 94712 [patent_doc_number] => 07738299 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-15 [patent_title] => 'Erase discharge control method of nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/819172 [patent_app_country] => US [patent_app_date] => 2007-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3862 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/738/07738299.pdf [firstpage_image] =>[orig_patent_app_number] => 11819172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7732228 [patent_doc_number] => 08102694 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-24 [patent_title] => 'Nonvolatile memory device containing carbon or nitrogen doped diode' [patent_app_type] => utility [patent_app_number] => 11/819042 [patent_app_country] => US [patent_app_date] => 2007-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 22 [patent_no_of_words] => 11870 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/102/08102694.pdf [firstpage_image] =>[orig_patent_app_number] => 11819042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4796403 [patent_doc_number] => 20080007989 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-10 [patent_title] => 'Programming methods to increase window for reverse write 3D cell' [patent_app_type] => utility [patent_app_number] => 11/819077 [patent_app_country] => US [patent_app_date] => 2007-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 10638 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20080007989.pdf [firstpage_image] =>[orig_patent_app_number] => 11819077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4582280 [patent_doc_number] => 07830697 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'High forward current diodes for reverse write 3D cell' [patent_app_type] => utility [patent_app_number] => 11/819078 [patent_app_country] => US [patent_app_date] => 2007-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 22 [patent_no_of_words] => 11695 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/830/07830697.pdf [firstpage_image] =>[orig_patent_app_number] => 11819078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7980077 [patent_doc_number] => 08072791 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Method of making nonvolatile memory device containing carbon or nitrogen doped diode' [patent_app_type] => utility [patent_app_number] => 11/819041 [patent_app_country] => US [patent_app_date] => 2007-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 22 [patent_no_of_words] => 11379 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/072/08072791.pdf [firstpage_image] =>[orig_patent_app_number] => 11819041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 357092 [patent_doc_number] => 07489534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-10 [patent_title] => 'Semiconductor package for forming a double die package (DDP)' [patent_app_type] => utility [patent_app_number] => 11/812840 [patent_app_country] => US [patent_app_date] => 2007-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2676 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/489/07489534.pdf [firstpage_image] =>[orig_patent_app_number] => 11812840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 603481 [patent_doc_number] => 07433251 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-07 [patent_title] => 'Semiconductor memory device storing redundant replacement information with small occupation area' [patent_app_type] => utility [patent_app_number] => 11/765551 [patent_app_country] => US [patent_app_date] => 2007-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 28 [patent_no_of_words] => 16366 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/433/07433251.pdf [firstpage_image] =>[orig_patent_app_number] => 11765551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4757999 [patent_doc_number] => 20080310225 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Programming of a solid state memory utilizing analog communication of bit patterns' [patent_app_type] => utility [patent_app_number] => 11/818686 [patent_app_country] => US [patent_app_date] => 2007-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7240 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0310/20080310225.pdf [firstpage_image] =>[orig_patent_app_number] => 11818686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4744545 [patent_doc_number] => 20080089147 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-17 [patent_title] => 'Circuit and method for generating column path control signals in semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/818580 [patent_app_country] => US [patent_app_date] => 2007-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4414 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20080089147.pdf [firstpage_image] =>[orig_patent_app_number] => 11818580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4757995 [patent_doc_number] => 20080310221 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Reference current sources' [patent_app_type] => utility [patent_app_number] => 11/818982 [patent_app_country] => US [patent_app_date] => 2007-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10594 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0310/20080310221.pdf [firstpage_image] =>[orig_patent_app_number] => 11818982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942919 [patent_doc_number] => 20080080244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Non-volatile memory devices including local control gates on multiple isolated well regions and related methods and systems' [patent_app_type] => utility [patent_app_number] => 11/818238 [patent_app_country] => US [patent_app_date] => 2007-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 11733 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20080080244.pdf [firstpage_image] =>[orig_patent_app_number] => 11818238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4757984 [patent_doc_number] => 20080310210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Semiconductor memory device and method of operation' [patent_app_type] => utility [patent_app_number] => 11/818196 [patent_app_country] => US [patent_app_date] => 2007-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2750 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0310/20080310210.pdf [firstpage_image] =>[orig_patent_app_number] => 11818196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4515097 [patent_doc_number] => 07916514 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-29 [patent_title] => 'Shunted phase change memory' [patent_app_type] => utility [patent_app_number] => 11/810228 [patent_app_country] => US [patent_app_date] => 2007-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1338 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/916/07916514.pdf [firstpage_image] =>[orig_patent_app_number] => 11810228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5164403 [patent_doc_number] => 20070285987 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-13 [patent_title] => 'Non-volatile semiconductor memory device allowing efficient programming operation and erasing operation in short period of time' [patent_app_type] => utility [patent_app_number] => 11/802314 [patent_app_country] => US [patent_app_date] => 2007-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 17713 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20070285987.pdf [firstpage_image] =>[orig_patent_app_number] => 11802314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4976037 [patent_doc_number] => 20070217268 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-20 [patent_title] => 'Semiconductor Memory Chip' [patent_app_type] => utility [patent_app_number] => 11/751984 [patent_app_country] => US [patent_app_date] => 2007-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4403 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20070217268.pdf [firstpage_image] =>[orig_patent_app_number] => 11751984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5061630 [patent_doc_number] => 20070223269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-27 [patent_title] => 'SPIN-INJECTION MAGNETIC RANDOM ACCESS MEMORY' [patent_app_type] => utility [patent_app_number] => 11/750856 [patent_app_country] => US [patent_app_date] => 2007-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 13200 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20070223269.pdf [firstpage_image] =>[orig_patent_app_number] => 11750856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5248934 [patent_doc_number] => 20070245168 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Associative memory capable of searching for data while keeping high data reliability' [patent_app_type] => utility [patent_app_number] => 11/798022 [patent_app_country] => US [patent_app_date] => 2007-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9264 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0245/20070245168.pdf [firstpage_image] =>[orig_patent_app_number] => 11798022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4590556 [patent_doc_number] => 07852702 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/785806 [patent_app_country] => US [patent_app_date] => 2007-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5401 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/852/07852702.pdf [firstpage_image] =>[orig_patent_app_number] => 11785806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 244277 [patent_doc_number] => 07590016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-15 [patent_title] => 'Integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/785630 [patent_app_country] => US [patent_app_date] => 2007-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 11491 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/590/07590016.pdf [firstpage_image] =>[orig_patent_app_number] => 11785630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5257922 [patent_doc_number] => 20070211554 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-13 [patent_title] => 'MEMORY WITH SERIAL INPUT-OUTPUT TERMINALS FOR ADDRESS AND DATA AND METHOD THEREFOR' [patent_app_type] => utility [patent_app_number] => 11/736231 [patent_app_country] => US [patent_app_date] => 2007-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6515 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20070211554.pdf [firstpage_image] =>[orig_patent_app_number] => 11736231 [rel_patent_id] =>[rel_patent_doc_number] =>)