Trong Q. Phan

Array ( [id] => 4784059 [patent_doc_number] => 20080137388 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'NOVEL MATCH MISMATCH EMULATION SCHEME FOR AN ADDRESSED LOCATION IN A CAM' [patent_app_type] => utility [patent_app_number] => 11/608253 [patent_app_country] => US [patent_app_date] => 2006-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4892 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20080137388.pdf [firstpage_image] =>[orig_patent_app_number] => 11608253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4787738 [patent_doc_number] => 20080141067 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'Memory device and method of controlling access to such a memory device' [patent_app_type] => utility [patent_app_number] => 11/635086 [patent_app_country] => US [patent_app_date] => 2006-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8166 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20080141067.pdf [firstpage_image] =>[orig_patent_app_number] => 11635086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 596726 [patent_doc_number] => 07440349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-21 [patent_title] => 'Integrated semiconductor memory with determination of a chip temperature' [patent_app_type] => utility [patent_app_number] => 11/635088 [patent_app_country] => US [patent_app_date] => 2006-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5873 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/440/07440349.pdf [firstpage_image] =>[orig_patent_app_number] => 11635088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 297091 [patent_doc_number] => 07542368 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-02 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/634110 [patent_app_country] => US [patent_app_date] => 2006-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 8955 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/542/07542368.pdf [firstpage_image] =>[orig_patent_app_number] => 11634110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 293403 [patent_doc_number] => 07545701 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-09 [patent_title] => 'Circuit and method of driving sub-word lines of a semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/634428 [patent_app_country] => US [patent_app_date] => 2006-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4852 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/545/07545701.pdf [firstpage_image] =>[orig_patent_app_number] => 11634428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5187152 [patent_doc_number] => 20070165460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-19 [patent_title] => 'Nonvolatile semiconductor memory device and programming or erasing method therefor' [patent_app_type] => utility [patent_app_number] => 11/633586 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 12459 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 25 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20070165460.pdf [firstpage_image] =>[orig_patent_app_number] => 11633586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5134866 [patent_doc_number] => 20070076495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Wafer-level burn-in test method, wafer-level burn-in test apparatus and semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/633570 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3949 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20070076495.pdf [firstpage_image] =>[orig_patent_app_number] => 11633570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7990383 [patent_doc_number] => 08077495 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-13 [patent_title] => 'Method of programming, erasing and repairing a memory device' [patent_app_type] => utility [patent_app_number] => 11/633940 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 4284 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/077/08077495.pdf [firstpage_image] =>[orig_patent_app_number] => 11633940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5099955 [patent_doc_number] => 20070183216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'Reprogrammable nonvolatile memory devices and methods' [patent_app_type] => utility [patent_app_number] => 11/634058 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5625 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20070183216.pdf [firstpage_image] =>[orig_patent_app_number] => 11634058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 144462 [patent_doc_number] => 07692949 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Multi-bit resistive memory' [patent_app_type] => utility [patent_app_number] => 11/633210 [patent_app_country] => US [patent_app_date] => 2006-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 10424 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/692/07692949.pdf [firstpage_image] =>[orig_patent_app_number] => 11633210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5078168 [patent_doc_number] => 20070121392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Nonvolatile semiconductor memory device and its writing method' [patent_app_type] => utility [patent_app_number] => 11/607633 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 6849 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20070121392.pdf [firstpage_image] =>[orig_patent_app_number] => 11607633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 342505 [patent_doc_number] => 07502263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-10 [patent_title] => 'Non-volatile memory devices and methods of programming the same' [patent_app_type] => utility [patent_app_number] => 11/606285 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 11752 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/502/07502263.pdf [firstpage_image] =>[orig_patent_app_number] => 11606285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 419650 [patent_doc_number] => 07277321 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-02 [patent_title] => 'Method for programming and erasing an NROM cell' [patent_app_type] => utility [patent_app_number] => 11/599700 [patent_app_country] => US [patent_app_date] => 2006-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2327 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/277/07277321.pdf [firstpage_image] =>[orig_patent_app_number] => 11599700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5105591 [patent_doc_number] => 20070064466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Method for programming and erasing an NROM cell' [patent_app_type] => utility [patent_app_number] => 11/599701 [patent_app_country] => US [patent_app_date] => 2006-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2310 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20070064466.pdf [firstpage_image] =>[orig_patent_app_number] => 11599701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 409880 [patent_doc_number] => 07286382 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-10-23 [patent_title] => 'Segmented dataline scheme in a memory with enhanced full fault coverage memory cell testability' [patent_app_type] => utility [patent_app_number] => 11/590333 [patent_app_country] => US [patent_app_date] => 2006-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 8829 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/286/07286382.pdf [firstpage_image] =>[orig_patent_app_number] => 11590333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5050195 [patent_doc_number] => 20070030739 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-08 [patent_title] => 'Method of comparison between cache and data register for non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/580660 [patent_app_country] => US [patent_app_date] => 2006-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4889 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20070030739.pdf [firstpage_image] =>[orig_patent_app_number] => 11580660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5099973 [patent_doc_number] => 20070183234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'Semiconductor memory device having reduced voltage coupling between bit lines' [patent_app_type] => utility [patent_app_number] => 11/527088 [patent_app_country] => US [patent_app_date] => 2006-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7116 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20070183234.pdf [firstpage_image] =>[orig_patent_app_number] => 11527088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5021182 [patent_doc_number] => 20070147148 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/526830 [patent_app_country] => US [patent_app_date] => 2006-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5945 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20070147148.pdf [firstpage_image] =>[orig_patent_app_number] => 11526830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 821872 [patent_doc_number] => 07408799 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'RFID device having nonvolatile ferroelectric memory device' [patent_app_type] => utility [patent_app_number] => 11/525812 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4862 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/408/07408799.pdf [firstpage_image] =>[orig_patent_app_number] => 11525812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942901 [patent_doc_number] => 20080080226 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Memory system and method of operating the memory system' [patent_app_type] => utility [patent_app_number] => 11/526850 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8477 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20080080226.pdf [firstpage_image] =>[orig_patent_app_number] => 11526850 [rel_patent_id] =>[rel_patent_doc_number] =>)