Trong Q. Phan

Array ( [id] => 5752539 [patent_doc_number] => 20060221688 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Semiconductor integrated circuit and nonvolatile memory element' [patent_app_type] => utility [patent_app_number] => 11/432507 [patent_app_country] => US [patent_app_date] => 2006-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 22456 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20060221688.pdf [firstpage_image] =>[orig_patent_app_number] => 11432507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5919494 [patent_doc_number] => 20060239063 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Sensor adjusting circuit' [patent_app_type] => utility [patent_app_number] => 11/430975 [patent_app_country] => US [patent_app_date] => 2006-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 12085 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20060239063.pdf [firstpage_image] =>[orig_patent_app_number] => 11430975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 798574 [patent_doc_number] => 07428167 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-23 [patent_title] => 'Semiconductor integrated circuit and nonvolatile memory element' [patent_app_type] => utility [patent_app_number] => 11/430039 [patent_app_country] => US [patent_app_date] => 2006-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 34 [patent_no_of_words] => 22458 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/428/07428167.pdf [firstpage_image] =>[orig_patent_app_number] => 11430039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5681908 [patent_doc_number] => 20060198178 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Memory stacking system and method' [patent_app_type] => utility [patent_app_number] => 11/413793 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4781 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20060198178.pdf [firstpage_image] =>[orig_patent_app_number] => 11413793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5607100 [patent_doc_number] => 20060268616 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'FUSE MEMORY CELL WITH IMPROVED PROTECTION AGAINST UNAUTHORIZED ACCESS' [patent_app_type] => utility [patent_app_number] => 11/380640 [patent_app_country] => US [patent_app_date] => 2006-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3385 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20060268616.pdf [firstpage_image] =>[orig_patent_app_number] => 11380640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5641567 [patent_doc_number] => 20060280022 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-14 [patent_title] => 'Nonvolatile semiconductor memory device having assist gate' [patent_app_type] => utility [patent_app_number] => 11/411938 [patent_app_country] => US [patent_app_date] => 2006-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 16810 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0280/20060280022.pdf [firstpage_image] =>[orig_patent_app_number] => 11411938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5445269 [patent_doc_number] => 20090046495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/913490 [patent_app_country] => US [patent_app_date] => 2006-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 34040 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20090046495.pdf [firstpage_image] =>[orig_patent_app_number] => 11913490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 402870 [patent_doc_number] => 07292497 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Multi-bank memory' [patent_app_type] => utility [patent_app_number] => 11/379194 [patent_app_country] => US [patent_app_date] => 2006-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2992 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/292/07292497.pdf [firstpage_image] =>[orig_patent_app_number] => 11379194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5321656 [patent_doc_number] => 20090059646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/912184 [patent_app_country] => US [patent_app_date] => 2006-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 17694 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20090059646.pdf [firstpage_image] =>[orig_patent_app_number] => 11912184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5269983 [patent_doc_number] => 20090073759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'Device for protecting a memory against attacks by error injection' [patent_app_type] => utility [patent_app_number] => 11/920176 [patent_app_country] => US [patent_app_date] => 2006-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3424 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20090073759.pdf [firstpage_image] =>[orig_patent_app_number] => 11920176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4996165 [patent_doc_number] => 20070011510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Semiconductor memory component and method for testing semiconductor memory components having a restricted memory area (partial good memories)' [patent_app_type] => utility [patent_app_number] => 11/375994 [patent_app_country] => US [patent_app_date] => 2006-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5207 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20070011510.pdf [firstpage_image] =>[orig_patent_app_number] => 11375994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 924009 [patent_doc_number] => 07319619 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-01-15 [patent_title] => 'Programmable logic device memory blocks with adjustable timing' [patent_app_type] => utility [patent_app_number] => 11/357629 [patent_app_country] => US [patent_app_date] => 2006-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6138 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/319/07319619.pdf [firstpage_image] =>[orig_patent_app_number] => 11357629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5671404 [patent_doc_number] => 20060176758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Semiconductor memory devices having negatively biased sub word line scheme and methods of driving the same' [patent_app_type] => utility [patent_app_number] => 11/344018 [patent_app_country] => US [patent_app_date] => 2006-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5627 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20060176758.pdf [firstpage_image] =>[orig_patent_app_number] => 11344018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5624088 [patent_doc_number] => 20060262593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Magnetic memory composition and method of manufacture' [patent_app_type] => utility [patent_app_number] => 11/343214 [patent_app_country] => US [patent_app_date] => 2006-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7598 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20060262593.pdf [firstpage_image] =>[orig_patent_app_number] => 11343214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5251790 [patent_doc_number] => 20070133246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Semiconductor memory apparatus' [patent_app_type] => utility [patent_app_number] => 11/342532 [patent_app_country] => US [patent_app_date] => 2006-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3898 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20070133246.pdf [firstpage_image] =>[orig_patent_app_number] => 11342532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 926332 [patent_doc_number] => 07317632 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-08 [patent_title] => 'Non-volatile memory storage device and controller therefor' [patent_app_type] => utility [patent_app_number] => 11/341682 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3376 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/317/07317632.pdf [firstpage_image] =>[orig_patent_app_number] => 11341682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5618168 [patent_doc_number] => 20060187701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Integrated semiconductor memory with an arrangement of nonvolatile memory cells, and method' [patent_app_type] => utility [patent_app_number] => 11/341902 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8910 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20060187701.pdf [firstpage_image] =>[orig_patent_app_number] => 11341902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5676562 [patent_doc_number] => 20060181917 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Semiconductor memory device for low voltage' [patent_app_type] => utility [patent_app_number] => 11/340868 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 12553 [patent_no_of_claims] => 92 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20060181917.pdf [firstpage_image] =>[orig_patent_app_number] => 11340868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5671401 [patent_doc_number] => 20060176755 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/340798 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2825 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20060176755.pdf [firstpage_image] =>[orig_patent_app_number] => 11340798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5647420 [patent_doc_number] => 20060133152 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-22 [patent_title] => 'Method for programming and erasing an NROM cell' [patent_app_type] => utility [patent_app_number] => 11/339399 [patent_app_country] => US [patent_app_date] => 2006-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2358 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20060133152.pdf [firstpage_image] =>[orig_patent_app_number] => 11339399 [rel_patent_id] =>[rel_patent_doc_number] =>)