Trong Q. Phan

Array ( [id] => 463476 [patent_doc_number] => 07242614 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-10 [patent_title] => 'Rewriteable electronic fuses' [patent_app_type] => utility [patent_app_number] => 10/813907 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 37 [patent_no_of_words] => 13947 [patent_no_of_claims] => 103 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/242/07242614.pdf [firstpage_image] =>[orig_patent_app_number] => 10813907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1057915 [patent_doc_number] => 06856530 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-15 [patent_title] => 'System and method to avoid voltage read errors in open digit line array dynamic random access memories' [patent_app_type] => utility [patent_app_number] => 10/815890 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4956 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/856/06856530.pdf [firstpage_image] =>[orig_patent_app_number] => 10815890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6957029 [patent_doc_number] => 20050213399 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Method and apparatus to write data' [patent_app_type] => utility [patent_app_number] => 10/812661 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3063 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20050213399.pdf [firstpage_image] =>[orig_patent_app_number] => 10812661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1074594 [patent_doc_number] => 06839262 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-04 [patent_title] => 'Multiple-mode memory and method for forming same' [patent_app_type] => utility [patent_app_number] => 10/813455 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2775 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/839/06839262.pdf [firstpage_image] =>[orig_patent_app_number] => 10813455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 528018 [patent_doc_number] => 07190615 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-13 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/810672 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 29 [patent_no_of_words] => 13027 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/190/07190615.pdf [firstpage_image] =>[orig_patent_app_number] => 10810672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6956997 [patent_doc_number] => 20050213367 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'CIRCUIT FOR ACCESSING A CHALCOGENIDE MEMORY ARRAY' [patent_app_type] => utility [patent_app_number] => 10/811454 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2787 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20050213367.pdf [firstpage_image] =>[orig_patent_app_number] => 10811454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 741535 [patent_doc_number] => 07035137 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'Semiconductor memory device having memory cells including ferromagnetic films and control method thereof' [patent_app_type] => utility [patent_app_number] => 10/807454 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 79 [patent_no_of_words] => 32179 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/035/07035137.pdf [firstpage_image] =>[orig_patent_app_number] => 10807454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7398236 [patent_doc_number] => 20040174731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Semiconductor memory device and methods of operation thereof' [patent_app_type] => new [patent_app_number] => 10/807272 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 41 [patent_no_of_words] => 19681 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174731.pdf [firstpage_image] =>[orig_patent_app_number] => 10807272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7342493 [patent_doc_number] => 20040246771 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Method of transferring data' [patent_app_type] => new [patent_app_number] => 10/806350 [patent_app_country] => US [patent_app_date] => 2004-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3613 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246771.pdf [firstpage_image] =>[orig_patent_app_number] => 10806350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7225778 [patent_doc_number] => 20050078519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-14 [patent_title] => 'Nonvolatile memory' [patent_app_type] => utility [patent_app_number] => 10/799776 [patent_app_country] => US [patent_app_date] => 2004-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5847 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20050078519.pdf [firstpage_image] =>[orig_patent_app_number] => 10799776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073697 [patent_doc_number] => 20050146964 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/799658 [patent_app_country] => US [patent_app_date] => 2004-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8792 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146964.pdf [firstpage_image] =>[orig_patent_app_number] => 10799658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7398373 [patent_doc_number] => 20040174757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Content addressable control system' [patent_app_type] => new [patent_app_number] => 10/800231 [patent_app_country] => US [patent_app_date] => 2004-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 11383 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174757.pdf [firstpage_image] =>[orig_patent_app_number] => 10800231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7170469 [patent_doc_number] => 20050202620 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-15 [patent_title] => 'METHOD TO MANUFACTURE POLYMER MEMORY WITH COPPER ION SWITCHING SPECIES' [patent_app_type] => utility [patent_app_number] => 10/796000 [patent_app_country] => US [patent_app_date] => 2004-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3686 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0202/20050202620.pdf [firstpage_image] =>[orig_patent_app_number] => 10796000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 939214 [patent_doc_number] => 06972994 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-06 [patent_title] => 'Circuit and a method to screen for defects in an addressable line in a non-volatile memory' [patent_app_type] => utility [patent_app_number] => 10/797156 [patent_app_country] => US [patent_app_date] => 2004-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2611 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/972/06972994.pdf [firstpage_image] =>[orig_patent_app_number] => 10797156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 621659 [patent_doc_number] => 07142442 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-28 [patent_title] => 'Segmented dataline scheme in a memory with enhanced full fault coverage memory cell testability' [patent_app_type] => utility [patent_app_number] => 10/796750 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 8952 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/142/07142442.pdf [firstpage_image] =>[orig_patent_app_number] => 10796750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 674417 [patent_doc_number] => 07092283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Magnetic random access memory devices including heat generating layers and related methods' [patent_app_type] => utility [patent_app_number] => 10/795600 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 11516 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/092/07092283.pdf [firstpage_image] =>[orig_patent_app_number] => 10795600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1048467 [patent_doc_number] => 06865102 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-08 [patent_title] => 'Static semiconductor storage device' [patent_app_type] => utility [patent_app_number] => 10/788372 [patent_app_country] => US [patent_app_date] => 2004-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6085 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 377 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/865/06865102.pdf [firstpage_image] =>[orig_patent_app_number] => 10788372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7457014 [patent_doc_number] => 20040165412 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'Ferroelectric write once read only memory for archival storage' [patent_app_type] => new [patent_app_number] => 10/789041 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8041 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20040165412.pdf [firstpage_image] =>[orig_patent_app_number] => 10789041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1023699 [patent_doc_number] => 06888778 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-03 [patent_title] => 'Asynchronously-resettable decoder with redundancy' [patent_app_type] => utility [patent_app_number] => 10/788204 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 16911 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/888/06888778.pdf [firstpage_image] =>[orig_patent_app_number] => 10788204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7419070 [patent_doc_number] => 20040208077 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Semiconductor memory device and layout method thereof' [patent_app_type] => new [patent_app_number] => 10/786855 [patent_app_country] => US [patent_app_date] => 2004-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3753 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0208/20040208077.pdf [firstpage_image] =>[orig_patent_app_number] => 10786855 [rel_patent_id] =>[rel_patent_doc_number] =>)