Trong Q. Phan

Array ( [id] => 6724134 [patent_doc_number] => 20030206446 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'System for setting reference cell threshold voltage in a memory device' [patent_app_type] => new [patent_app_number] => 10/137779 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1710 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20030206446.pdf [firstpage_image] =>[orig_patent_app_number] => 10137779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6724124 [patent_doc_number] => 20030206436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'Molecular wire crossbar flash memory' [patent_app_type] => new [patent_app_number] => 10/138076 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4025 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20030206436.pdf [firstpage_image] =>[orig_patent_app_number] => 10138076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1145086 [patent_doc_number] => 06781860 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'High voltage row and column driver for programmable resistance memory' [patent_app_type] => B2 [patent_app_number] => 10/137476 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 7818 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781860.pdf [firstpage_image] =>[orig_patent_app_number] => 10137476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1341954 [patent_doc_number] => 06597598 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Resistive cross point memory arrays having a charge injection differential sense amplifier' [patent_app_type] => B1 [patent_app_number] => 10/136782 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6014 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/597/06597598.pdf [firstpage_image] =>[orig_patent_app_number] => 10136782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421288 [patent_doc_number] => 06525562 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-25 [patent_title] => 'Programmable logic device capable of preserving state data during partial or complete reconfiguration' [patent_app_type] => B1 [patent_app_number] => 10/136141 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3813 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525562.pdf [firstpage_image] =>[orig_patent_app_number] => 10136141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1372115 [patent_doc_number] => 06574129 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Resistive cross point memory cell arrays having a cross-couple latch sense amplifier' [patent_app_type] => B1 [patent_app_number] => 10/136976 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5572 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/574/06574129.pdf [firstpage_image] =>[orig_patent_app_number] => 10136976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6800274 [patent_doc_number] => 20030095438 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-22 [patent_title] => 'Nonvolatile semiconductor memory device having function of determining good sector' [patent_app_type] => new [patent_app_number] => 10/133679 [patent_app_country] => US [patent_app_date] => 2002-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9953 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20030095438.pdf [firstpage_image] =>[orig_patent_app_number] => 10133679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429559 [patent_doc_number] => 06515930 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-04 [patent_title] => 'Dram cell reading method and device' [patent_app_type] => B2 [patent_app_number] => 10/135981 [patent_app_country] => US [patent_app_date] => 2002-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4194 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/515/06515930.pdf [firstpage_image] =>[orig_patent_app_number] => 10135981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067439 [patent_doc_number] => 06847579 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/133382 [patent_app_country] => US [patent_app_date] => 2002-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 6730 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847579.pdf [firstpage_image] =>[orig_patent_app_number] => 10133382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5791481 [patent_doc_number] => 20020161977 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => '2-port memory device' [patent_app_type] => new [patent_app_number] => 10/134277 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4281 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20020161977.pdf [firstpage_image] =>[orig_patent_app_number] => 10134277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6868771 [patent_doc_number] => 20030081460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-01 [patent_title] => 'Operating a non-volatile memory device' [patent_app_type] => new [patent_app_number] => 10/133684 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8687 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20030081460.pdf [firstpage_image] =>[orig_patent_app_number] => 10133684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6808130 [patent_doc_number] => 20030198069 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Dense content addressable memory cell' [patent_app_type] => new [patent_app_number] => 10/127175 [patent_app_country] => US [patent_app_date] => 2002-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1444 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20030198069.pdf [firstpage_image] =>[orig_patent_app_number] => 10127175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1325413 [patent_doc_number] => 06606263 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-12 [patent_title] => 'Non-disturbing programming scheme for magnetic RAM' [patent_app_type] => B1 [patent_app_number] => 10/126383 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2596 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/606/06606263.pdf [firstpage_image] =>[orig_patent_app_number] => 10126383 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6378980 [patent_doc_number] => 20020119635 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-29 [patent_title] => 'Integrated resistor having aligned body and contact and method for forming the same' [patent_app_type] => new [patent_app_number] => 10/125843 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3784 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20020119635.pdf [firstpage_image] =>[orig_patent_app_number] => 10125843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431713 [patent_doc_number] => 06504771 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-07 [patent_title] => 'Semiconductor device, system, and method of controlling accessing to memory' [patent_app_type] => B2 [patent_app_number] => 10/124581 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7231 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/504/06504771.pdf [firstpage_image] =>[orig_patent_app_number] => 10124581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1164414 [patent_doc_number] => 06762961 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-13 [patent_title] => 'Variable delay compensation for data-dependent mismatch in characteristic of opposing devices of a sense amplifier' [patent_app_type] => B2 [patent_app_number] => 10/123480 [patent_app_country] => US [patent_app_date] => 2002-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4691 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/762/06762961.pdf [firstpage_image] =>[orig_patent_app_number] => 10123480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6321070 [patent_doc_number] => 20020196680 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Semiconductor memory device with reduced number of redundant program sets' [patent_app_type] => new [patent_app_number] => 10/119782 [patent_app_country] => US [patent_app_date] => 2002-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7260 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196680.pdf [firstpage_image] =>[orig_patent_app_number] => 10119782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6435876 [patent_doc_number] => 20020176311 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'RAM having dynamically switchable access modes' [patent_app_type] => new [patent_app_number] => 10/109878 [patent_app_country] => US [patent_app_date] => 2002-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8631 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20020176311.pdf [firstpage_image] =>[orig_patent_app_number] => 10109878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1319895 [patent_doc_number] => 06611475 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-26 [patent_title] => 'System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal' [patent_app_type] => B2 [patent_app_number] => 10/112173 [patent_app_country] => US [patent_app_date] => 2002-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5343 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/611/06611475.pdf [firstpage_image] =>[orig_patent_app_number] => 10112173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1184631 [patent_doc_number] => 06741517 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Four port RAM cell' [patent_app_type] => B1 [patent_app_number] => 10/113684 [patent_app_country] => US [patent_app_date] => 2002-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4484 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/741/06741517.pdf [firstpage_image] =>[orig_patent_app_number] => 10113684 [rel_patent_id] =>[rel_patent_doc_number] =>)