Trong Q. Phan

Array ( [id] => 7162911 [patent_doc_number] => 20040076041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Latch circuit having reduced input/output load memory and semiconductor chip' [patent_app_type] => new [patent_app_number] => 10/056072 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5742 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076041.pdf [firstpage_image] =>[orig_patent_app_number] => 10056072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5984021 [patent_doc_number] => 20020097604 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-25 [patent_title] => 'Semiconductor memory device having faulty cells' [patent_app_type] => new [patent_app_number] => 10/105275 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12610 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20020097604.pdf [firstpage_image] =>[orig_patent_app_number] => 10105275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1384558 [patent_doc_number] => 06567330 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-20 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/102981 [patent_app_country] => US [patent_app_date] => 2002-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6488 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567330.pdf [firstpage_image] =>[orig_patent_app_number] => 10102981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162887 [patent_doc_number] => 20040076031 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Increasing the read signal in ferroelectric memories' [patent_app_type] => new [patent_app_number] => 10/103278 [patent_app_country] => US [patent_app_date] => 2002-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1817 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076031.pdf [firstpage_image] =>[orig_patent_app_number] => 10103278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1007167 [patent_doc_number] => 06906978 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Flexible integrated memory' [patent_app_type] => utility [patent_app_number] => 10/100212 [patent_app_country] => US [patent_app_date] => 2002-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3837 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906978.pdf [firstpage_image] =>[orig_patent_app_number] => 10100212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6155673 [patent_doc_number] => 20020145910 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-10 [patent_title] => 'Evaluation circuit for reading out an information item stored in a memory cell' [patent_app_type] => new [patent_app_number] => 10/100583 [patent_app_country] => US [patent_app_date] => 2002-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2482 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20020145910.pdf [firstpage_image] =>[orig_patent_app_number] => 10100583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7624503 [patent_doc_number] => 06724673 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Memory reading device' [patent_app_type] => B2 [patent_app_number] => 10/018078 [patent_app_country] => US [patent_app_date] => 2002-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1922 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 12 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724673.pdf [firstpage_image] =>[orig_patent_app_number] => 10018078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5903520 [patent_doc_number] => 20020141231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-03 [patent_title] => 'Magnetic random-access memory' [patent_app_type] => new [patent_app_number] => 10/096878 [patent_app_country] => US [patent_app_date] => 2002-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6345 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20020141231.pdf [firstpage_image] =>[orig_patent_app_number] => 10096878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1181973 [patent_doc_number] => 06747893 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Storing data in non-volatile memory devices' [patent_app_type] => B2 [patent_app_number] => 10/099678 [patent_app_country] => US [patent_app_date] => 2002-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4853 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/747/06747893.pdf [firstpage_image] =>[orig_patent_app_number] => 10099678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6014034 [patent_doc_number] => 20020101757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-01 [patent_title] => 'Semiconductor memory device and method of operation thereof' [patent_app_type] => new [patent_app_number] => 10/095537 [patent_app_country] => US [patent_app_date] => 2002-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 41 [patent_no_of_words] => 19683 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20020101757.pdf [firstpage_image] =>[orig_patent_app_number] => 10095537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7398375 [patent_doc_number] => 20040174759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Yield and speed enhancement of semiconductor integrated circuits using post fabrication transistor mismatch compensation circuitry' [patent_app_type] => new [patent_app_number] => 10/471972 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1957 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174759.pdf [firstpage_image] =>[orig_patent_app_number] => 10471972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1350140 [patent_doc_number] => 06590816 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-08 [patent_title] => 'Integrated memory and method for testing and repairing the integrated memory' [patent_app_type] => B2 [patent_app_number] => 10/091076 [patent_app_country] => US [patent_app_date] => 2002-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6985 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/590/06590816.pdf [firstpage_image] =>[orig_patent_app_number] => 10091076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1368183 [patent_doc_number] => 06577536 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Flat-cell nonvolatile semiconductor memory' [patent_app_type] => B1 [patent_app_number] => 10/086379 [patent_app_country] => US [patent_app_date] => 2002-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 1572 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 380 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/577/06577536.pdf [firstpage_image] =>[orig_patent_app_number] => 10086379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1358507 [patent_doc_number] => 06580648 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'Memory circuit' [patent_app_type] => B1 [patent_app_number] => 09/743782 [patent_app_country] => US [patent_app_date] => 2002-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2098 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/580/06580648.pdf [firstpage_image] =>[orig_patent_app_number] => 09743782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1359050 [patent_doc_number] => 06584014 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-24 [patent_title] => 'Nonvolatile storage system' [patent_app_type] => B2 [patent_app_number] => 10/082084 [patent_app_country] => US [patent_app_date] => 2002-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 24 [patent_no_of_words] => 9812 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584014.pdf [firstpage_image] =>[orig_patent_app_number] => 10082084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067347 [patent_doc_number] => 06847535 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Removable programmable conductor memory card and associated read/write device and method of operation' [patent_app_type] => utility [patent_app_number] => 10/077784 [patent_app_country] => US [patent_app_date] => 2002-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 3945 [patent_no_of_claims] => 85 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847535.pdf [firstpage_image] =>[orig_patent_app_number] => 10077784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1383910 [patent_doc_number] => 06567294 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Low power pre-charge high ROM array' [patent_app_type] => B1 [patent_app_number] => 10/075882 [patent_app_country] => US [patent_app_date] => 2002-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4306 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567294.pdf [firstpage_image] =>[orig_patent_app_number] => 10075882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1136317 [patent_doc_number] => 06784480 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-31 [patent_title] => 'Asymmetric band-gap engineered nonvolatile memory device' [patent_app_type] => B2 [patent_app_number] => 10/075484 [patent_app_country] => US [patent_app_date] => 2002-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 10892 [patent_no_of_claims] => 84 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784480.pdf [firstpage_image] =>[orig_patent_app_number] => 10075484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246970 [patent_doc_number] => 06677804 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-13 [patent_title] => 'Dual bandgap voltage reference system and method for reducing current consumption during a standby mode of operation and for providing reference stability during an active mode of operation' [patent_app_type] => B2 [patent_app_number] => 10/074176 [patent_app_country] => US [patent_app_date] => 2002-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5966 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677804.pdf [firstpage_image] =>[orig_patent_app_number] => 10074176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1593569 [patent_doc_number] => 06483753 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Endianess independent memory interface' [patent_app_type] => B1 [patent_app_number] => 10/068680 [patent_app_country] => US [patent_app_date] => 2002-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5753 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/483/06483753.pdf [firstpage_image] =>[orig_patent_app_number] => 10068680 [rel_patent_id] =>[rel_patent_doc_number] =>)