Trong Q Phan

Array ( [id] => 1555934 [patent_doc_number] => 06349056 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Method and structure for efficient data verification operation for non-volatile memories' [patent_app_type] => B1 [patent_app_number] => 09/751178 [patent_app_country] => US [patent_app_date] => 2000-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2765 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/349/06349056.pdf [firstpage_image] =>[orig_patent_app_number] => 09751178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1525602 [patent_doc_number] => 06353548 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-03-05 [patent_title] => 'Method and data processing system for data lookups' [patent_app_type] => B2 [patent_app_number] => 09/746983 [patent_app_country] => US [patent_app_date] => 2000-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2934 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353548.pdf [firstpage_image] =>[orig_patent_app_number] => 09746983 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7040537 [patent_doc_number] => 20010005337 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-06-28 [patent_title] => 'Delay locked loop having fast locking time' [patent_app_type] => new-utility [patent_app_number] => 09/742276 [patent_app_country] => US [patent_app_date] => 2000-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2860 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20010005337.pdf [firstpage_image] =>[orig_patent_app_number] => 09742276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6890310 [patent_doc_number] => 20010007541 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-07-12 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new-utility [patent_app_number] => 09/740478 [patent_app_country] => US [patent_app_date] => 2000-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10487 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20010007541.pdf [firstpage_image] =>[orig_patent_app_number] => 09740478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5919852 [patent_doc_number] => 20020114202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'Method and apparatus for testing memory' [patent_app_type] => new [patent_app_number] => 09/736876 [patent_app_country] => US [patent_app_date] => 2000-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1967 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20020114202.pdf [firstpage_image] =>[orig_patent_app_number] => 09736876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6973277 [patent_doc_number] => 20010003514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-06-14 [patent_title] => 'Semiconductor device' [patent_app_type] => new-utility [patent_app_number] => 09/730785 [patent_app_country] => US [patent_app_date] => 2000-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 12878 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20010003514.pdf [firstpage_image] =>[orig_patent_app_number] => 09730785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6973272 [patent_doc_number] => 20010003510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-06-14 [patent_title] => 'Error correcting circuit for making efficient error correction, and involatile semiconductor memory device incorporating the same error correcting circuit' [patent_app_type] => new-utility [patent_app_number] => 09/732478 [patent_app_country] => US [patent_app_date] => 2000-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4713 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20010003510.pdf [firstpage_image] =>[orig_patent_app_number] => 09732478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6960469 [patent_doc_number] => 20010012233 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-09 [patent_title] => 'Synchronous semiconductor memory device' [patent_app_type] => new [patent_app_number] => 09/729979 [patent_app_country] => US [patent_app_date] => 2000-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7110 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20010012233.pdf [firstpage_image] =>[orig_patent_app_number] => 09729979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273383 [patent_doc_number] => 06259637 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Method and apparatus for built-in self-repair of memory storage arrays' [patent_app_type] => 1 [patent_app_number] => 9/728285 [patent_app_country] => US [patent_app_date] => 2000-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4674 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259637.pdf [firstpage_image] =>[orig_patent_app_number] => 728285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1450045 [patent_doc_number] => 06370072 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Low voltage single-input DRAM current-sensing amplifier' [patent_app_type] => B1 [patent_app_number] => 09/726377 [patent_app_country] => US [patent_app_date] => 2000-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4275 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/370/06370072.pdf [firstpage_image] =>[orig_patent_app_number] => 09726377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1473324 [patent_doc_number] => 06407957 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-06-18 [patent_title] => 'Semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 09/725278 [patent_app_country] => US [patent_app_date] => 2000-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3656 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/407/06407957.pdf [firstpage_image] =>[orig_patent_app_number] => 09725278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1427925 [patent_doc_number] => 06519196 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'High sensitive data signal amplifying circuit' [patent_app_type] => B1 [patent_app_number] => 09/722476 [patent_app_country] => US [patent_app_date] => 2000-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3859 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/519/06519196.pdf [firstpage_image] =>[orig_patent_app_number] => 09722476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4318158 [patent_doc_number] => 06327210 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/711884 [patent_app_country] => US [patent_app_date] => 2000-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 12481 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327210.pdf [firstpage_image] =>[orig_patent_app_number] => 711884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410335 [patent_doc_number] => 06553390 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Method and apparatus for simultaneous online access of volume-managed data storage' [patent_app_type] => B1 [patent_app_number] => 09/712646 [patent_app_country] => US [patent_app_date] => 2000-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3472 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/553/06553390.pdf [firstpage_image] =>[orig_patent_app_number] => 09712646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1567670 [patent_doc_number] => 06339556 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B1 [patent_app_number] => 09/712676 [patent_app_country] => US [patent_app_date] => 2000-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5368 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/339/06339556.pdf [firstpage_image] =>[orig_patent_app_number] => 09712676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4407118 [patent_doc_number] => 06297993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Acceleration voltage implementation for a high density flash memory device' [patent_app_type] => 1 [patent_app_number] => 9/712382 [patent_app_country] => US [patent_app_date] => 2000-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6144 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/297/06297993.pdf [firstpage_image] =>[orig_patent_app_number] => 712382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1470049 [patent_doc_number] => 06459635 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Apparatus and method for increasing test flexibility of a memory device' [patent_app_type] => B1 [patent_app_number] => 09/703360 [patent_app_country] => US [patent_app_date] => 2000-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4823 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/459/06459635.pdf [firstpage_image] =>[orig_patent_app_number] => 09703360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317482 [patent_doc_number] => 06327169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Multiple bit line memory architecture' [patent_app_type] => 1 [patent_app_number] => 9/702384 [patent_app_country] => US [patent_app_date] => 2000-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2029 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327169.pdf [firstpage_image] =>[orig_patent_app_number] => 702384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4393620 [patent_doc_number] => 06295219 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Integrated memory' [patent_app_type] => 1 [patent_app_number] => 9/699982 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1819 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/295/06295219.pdf [firstpage_image] =>[orig_patent_app_number] => 699982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4401136 [patent_doc_number] => 06304999 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method and apparatus for embedded process control framework in tool systems' [patent_app_type] => 1 [patent_app_number] => 9/694139 [patent_app_country] => US [patent_app_date] => 2000-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4528 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304999.pdf [firstpage_image] =>[orig_patent_app_number] => 694139 [rel_patent_id] =>[rel_patent_doc_number] =>)