Trong Q Phan

Array ( [id] => 4170332 [patent_doc_number] => 06104654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'High speed sensing of dual port static RAM cell' [patent_app_type] => 1 [patent_app_number] => 9/467532 [patent_app_country] => US [patent_app_date] => 1999-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7766 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104654.pdf [firstpage_image] =>[orig_patent_app_number] => 467532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4102900 [patent_doc_number] => 06134165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'High speed sensing of dual port static RAM cell' [patent_app_type] => 1 [patent_app_number] => 9/467285 [patent_app_country] => US [patent_app_date] => 1999-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7782 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/134/06134165.pdf [firstpage_image] =>[orig_patent_app_number] => 467285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4261928 [patent_doc_number] => 06137740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Semiconductor memory device configured with I/O separation' [patent_app_type] => 1 [patent_app_number] => 9/466480 [patent_app_country] => US [patent_app_date] => 1999-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3997 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/137/06137740.pdf [firstpage_image] =>[orig_patent_app_number] => 466480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317198 [patent_doc_number] => 06188630 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/460982 [patent_app_country] => US [patent_app_date] => 1999-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6486 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188630.pdf [firstpage_image] =>[orig_patent_app_number] => 460982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1538392 [patent_doc_number] => 06337805 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Discrete devices including EAPROM transistor and NVRAM memory cell with edge defined ferroelectric capacitance, methods for operating same, and apparatuses including same' [patent_app_type] => B1 [patent_app_number] => 09/461009 [patent_app_country] => US [patent_app_date] => 1999-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 35 [patent_no_of_words] => 9575 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337805.pdf [firstpage_image] =>[orig_patent_app_number] => 09461009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309312 [patent_doc_number] => 06181621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Threshold voltage mismatch compensated sense amplifier for SRAM memory arrays' [patent_app_type] => 1 [patent_app_number] => 9/458776 [patent_app_country] => US [patent_app_date] => 1999-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2088 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181621.pdf [firstpage_image] =>[orig_patent_app_number] => 458776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4308927 [patent_doc_number] => 06181596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Method and apparatus for a RAM circuit having N-Nary output interface' [patent_app_type] => 1 [patent_app_number] => 9/458766 [patent_app_country] => US [patent_app_date] => 1999-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 7671 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181596.pdf [firstpage_image] =>[orig_patent_app_number] => 458766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4305373 [patent_doc_number] => 06236617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'High performance CMOS word-line driver' [patent_app_type] => 1 [patent_app_number] => 9/458878 [patent_app_country] => US [patent_app_date] => 1999-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3138 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236617.pdf [firstpage_image] =>[orig_patent_app_number] => 458878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363472 [patent_doc_number] => 06215695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Magnetoresistance element and magnetic memory device employing the same' [patent_app_type] => 1 [patent_app_number] => 9/457084 [patent_app_country] => US [patent_app_date] => 1999-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 38 [patent_no_of_words] => 10782 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215695.pdf [firstpage_image] =>[orig_patent_app_number] => 457084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4372645 [patent_doc_number] => 06191998 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Programmable logic device memory array circuit having combinable single-port memory arrays' [patent_app_type] => 1 [patent_app_number] => 9/452627 [patent_app_country] => US [patent_app_date] => 1999-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10117 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191998.pdf [firstpage_image] =>[orig_patent_app_number] => 452627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4170242 [patent_doc_number] => 06104649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/447190 [patent_app_country] => US [patent_app_date] => 1999-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 14700 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104649.pdf [firstpage_image] =>[orig_patent_app_number] => 447190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4359207 [patent_doc_number] => 06285619 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Memory cell' [patent_app_type] => 1 [patent_app_number] => 9/442982 [patent_app_country] => US [patent_app_date] => 1999-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 1814 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285619.pdf [firstpage_image] =>[orig_patent_app_number] => 442982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426428 [patent_doc_number] => 06226218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Row decoder driver for semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/439299 [patent_app_country] => US [patent_app_date] => 1999-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2491 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/226/06226218.pdf [firstpage_image] =>[orig_patent_app_number] => 439299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252655 [patent_doc_number] => 06166993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Synchronous semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/437089 [patent_app_country] => US [patent_app_date] => 1999-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 11740 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166993.pdf [firstpage_image] =>[orig_patent_app_number] => 437089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4416724 [patent_doc_number] => 06233169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Signal storing circuit semiconductor device, gate array and IC-card' [patent_app_type] => 1 [patent_app_number] => 9/434889 [patent_app_country] => US [patent_app_date] => 1999-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 31 [patent_no_of_words] => 12817 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/233/06233169.pdf [firstpage_image] =>[orig_patent_app_number] => 434889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309495 [patent_doc_number] => 06181633 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/433684 [patent_app_country] => US [patent_app_date] => 1999-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7313 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181633.pdf [firstpage_image] =>[orig_patent_app_number] => 433684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145449 [patent_doc_number] => 06147916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Semiconductor memory device with precharge voltage correction circuit' [patent_app_type] => 1 [patent_app_number] => 9/433078 [patent_app_country] => US [patent_app_date] => 1999-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 41 [patent_no_of_words] => 12552 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147916.pdf [firstpage_image] =>[orig_patent_app_number] => 433078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4202086 [patent_doc_number] => 06130841 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Semiconductor nonvolatile memory apparatus and computer system using the same' [patent_app_type] => 1 [patent_app_number] => 9/432070 [patent_app_country] => US [patent_app_date] => 1999-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 68 [patent_no_of_words] => 22279 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/130/06130841.pdf [firstpage_image] =>[orig_patent_app_number] => 432070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4261627 [patent_doc_number] => 06137719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Nonvolatile semiconductor memory device storing multi-bit data' [patent_app_type] => 1 [patent_app_number] => 9/431089 [patent_app_country] => US [patent_app_date] => 1999-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7836 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/137/06137719.pdf [firstpage_image] =>[orig_patent_app_number] => 431089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4241568 [patent_doc_number] => RE037419 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Flash memory array and decoding architecture' [patent_app_type] => 2 [patent_app_number] => 9/430060 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 9087 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037419.pdf [firstpage_image] =>[orig_patent_app_number] => 430060 [rel_patent_id] =>[rel_patent_doc_number] =>)