Trong Q. Phan

Array ( [id] => 4286967 [patent_doc_number] => 06324114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Semiconductor memory device using a plurality of semiconductor memory chips mounted in one system and a semiconductor memory system using a plurality of semiconductor memory devices' [patent_app_type] => 1 [patent_app_number] => 9/175446 [patent_app_country] => US [patent_app_date] => 1998-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 10279 [patent_no_of_claims] => 72 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/324/06324114.pdf [firstpage_image] =>[orig_patent_app_number] => 175446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4247645 [patent_doc_number] => 06166666 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Method and apparatus for compression and encoding of unicode strings' [patent_app_type] => 1 [patent_app_number] => 9/175795 [patent_app_country] => US [patent_app_date] => 1998-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 6513 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166666.pdf [firstpage_image] =>[orig_patent_app_number] => 175795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4141183 [patent_doc_number] => 06147629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Method and apparatus for variable length decoding' [patent_app_type] => 1 [patent_app_number] => 9/172683 [patent_app_country] => US [patent_app_date] => 1998-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 9 [patent_no_of_words] => 4208 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147629.pdf [firstpage_image] =>[orig_patent_app_number] => 172683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225886 [patent_doc_number] => 06111532 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Waveform shaper and sigma-delta D/A converter' [patent_app_type] => 1 [patent_app_number] => 9/169987 [patent_app_country] => US [patent_app_date] => 1998-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3876 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111532.pdf [firstpage_image] =>[orig_patent_app_number] => 169987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4048189 [patent_doc_number] => 05995441 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Synchronous semiconductor memory device capable of rapidly, highly precisely matching internal clock phase to external clock phase' [patent_app_type] => 1 [patent_app_number] => 9/170223 [patent_app_country] => US [patent_app_date] => 1998-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 8148 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/995/05995441.pdf [firstpage_image] =>[orig_patent_app_number] => 170223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312937 [patent_doc_number] => 06188340 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Sensor adjusting circuit' [patent_app_type] => 1 [patent_app_number] => 9/167984 [patent_app_country] => US [patent_app_date] => 1998-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 26 [patent_no_of_words] => 12039 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188340.pdf [firstpage_image] =>[orig_patent_app_number] => 167984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937447 [patent_doc_number] => 05946260 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Method and system for storing and processing multiple memory addresses' [patent_app_type] => 1 [patent_app_number] => 9/168360 [patent_app_country] => US [patent_app_date] => 1998-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4970 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946260.pdf [firstpage_image] =>[orig_patent_app_number] => 168360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3921178 [patent_doc_number] => 06002354 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Variable potential generating circuit using current-scaling adding type D/A converter circuit' [patent_app_type] => 1 [patent_app_number] => 9/166571 [patent_app_country] => US [patent_app_date] => 1998-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 12131 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/002/06002354.pdf [firstpage_image] =>[orig_patent_app_number] => 166571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4109072 [patent_doc_number] => 06049503 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'Wordline driving circuit in semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/166075 [patent_app_country] => US [patent_app_date] => 1998-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2550 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/049/06049503.pdf [firstpage_image] =>[orig_patent_app_number] => 166075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152980 [patent_doc_number] => 06061278 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Semiconductor memory, data read method for semiconductor memory and data storage apparatus' [patent_app_type] => 1 [patent_app_number] => 9/166072 [patent_app_country] => US [patent_app_date] => 1998-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 33 [patent_no_of_words] => 13591 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/061/06061278.pdf [firstpage_image] =>[orig_patent_app_number] => 166072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363675 [patent_doc_number] => 06215708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Charge pump for improving memory cell low VCC performance without increasing gate oxide thickness' [patent_app_type] => 1 [patent_app_number] => 9/164450 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 5668 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215708.pdf [firstpage_image] =>[orig_patent_app_number] => 164450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225850 [patent_doc_number] => 06111529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Accurate gain calibration of analog to digital converters' [patent_app_type] => 1 [patent_app_number] => 9/164110 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4658 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111529.pdf [firstpage_image] =>[orig_patent_app_number] => 164110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025779 [patent_doc_number] => 05963474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Secondary storage device using nonvolatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/160858 [patent_app_country] => US [patent_app_date] => 1998-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 9147 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963474.pdf [firstpage_image] =>[orig_patent_app_number] => 160858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268518 [patent_doc_number] => 06204782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Unicode conversion into multiple encodings' [patent_app_type] => 1 [patent_app_number] => 9/161322 [patent_app_country] => US [patent_app_date] => 1998-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11259 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204782.pdf [firstpage_image] =>[orig_patent_app_number] => 161322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937052 [patent_doc_number] => 05946232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Flash memory device and method that operates a memory cell array in sector units' [patent_app_type] => 1 [patent_app_number] => 9/159658 [patent_app_country] => US [patent_app_date] => 1998-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4486 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946232.pdf [firstpage_image] =>[orig_patent_app_number] => 159658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3957103 [patent_doc_number] => 05982664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Semiconductor memory capable of writing and reading data' [patent_app_type] => 1 [patent_app_number] => 9/159660 [patent_app_country] => US [patent_app_date] => 1998-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7288 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/982/05982664.pdf [firstpage_image] =>[orig_patent_app_number] => 159660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940030 [patent_doc_number] => 05953250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Flash memory array and decoding architecture' [patent_app_type] => 1 [patent_app_number] => 9/159830 [patent_app_country] => US [patent_app_date] => 1998-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 9088 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953250.pdf [firstpage_image] =>[orig_patent_app_number] => 159830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4105544 [patent_doc_number] => 06097322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Device and method for controlling the sampling of a signal conveying binary information coded according to a two-phase code' [patent_app_type] => 1 [patent_app_number] => 9/159319 [patent_app_country] => US [patent_app_date] => 1998-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3482 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097322.pdf [firstpage_image] =>[orig_patent_app_number] => 159319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4096389 [patent_doc_number] => 06018489 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-25 [patent_title] => 'Mock wordline scheme for timing control' [patent_app_type] => 1 [patent_app_number] => 9/156183 [patent_app_country] => US [patent_app_date] => 1998-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 6762 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/018/06018489.pdf [firstpage_image] =>[orig_patent_app_number] => 156183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424742 [patent_doc_number] => 06177891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Serial-parallel conversion apparatus' [patent_app_type] => 1 [patent_app_number] => 9/154038 [patent_app_country] => US [patent_app_date] => 1998-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2428 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/177/06177891.pdf [firstpage_image] =>[orig_patent_app_number] => 154038 [rel_patent_id] =>[rel_patent_doc_number] =>)