Trong Q. Phan

Array ( [id] => 3939816 [patent_doc_number] => 05877986 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Multi-state Flash EEprom system on a card that includes defective cell substitution' [patent_app_type] => 1 [patent_app_number] => 8/999472 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 9533 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/877/05877986.pdf [firstpage_image] =>[orig_patent_app_number] => 999472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950554 [patent_doc_number] => 05930177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Buffer control circuit and method for semiconductor memory device with power saving function' [patent_app_type] => 1 [patent_app_number] => 8/998572 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 3379 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930177.pdf [firstpage_image] =>[orig_patent_app_number] => 998572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1042132 [patent_doc_number] => 06870769 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-22 [patent_title] => 'Decoder circuit used in a flash memory device' [patent_app_type] => utility [patent_app_number] => 08/998157 [patent_app_country] => US [patent_app_date] => 1997-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3938 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/870/06870769.pdf [firstpage_image] =>[orig_patent_app_number] => 08998157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993846 [patent_doc_number] => 05862084 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/995973 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2866 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862084.pdf [firstpage_image] =>[orig_patent_app_number] => 995973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7646422 [patent_doc_number] => 06477098 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Dynamic random access memory array having segmented digit lines' [patent_app_type] => B1 [patent_app_number] => 08/994906 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6675 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/477/06477098.pdf [firstpage_image] =>[orig_patent_app_number] => 08994906 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845625 [patent_doc_number] => 05815444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Serial access system semiconductor storage device capable of reducing access time and consumption current' [patent_app_type] => 1 [patent_app_number] => 8/995272 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 7441 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815444.pdf [firstpage_image] =>[orig_patent_app_number] => 995272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4218996 [patent_doc_number] => 06028781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Selectable integrated circuit assembly and method of operation' [patent_app_type] => 1 [patent_app_number] => 8/993806 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 3595 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028781.pdf [firstpage_image] =>[orig_patent_app_number] => 993806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970874 [patent_doc_number] => 05901081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Circuit and method for preconditioning memory word lines across word line boundaries' [patent_app_type] => 1 [patent_app_number] => 8/993875 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3892 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/901/05901081.pdf [firstpage_image] =>[orig_patent_app_number] => 993875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3962135 [patent_doc_number] => 05956267 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Self-aligned wordline keeper and method of manufacture therefor' [patent_app_type] => 1 [patent_app_number] => 8/993009 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 3845 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/956/05956267.pdf [firstpage_image] =>[orig_patent_app_number] => 993009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019578 [patent_doc_number] => 05889724 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Word line driving circuit for semiconductor memory device and method' [patent_app_type] => 1 [patent_app_number] => 8/992572 [patent_app_country] => US [patent_app_date] => 1997-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2280 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889724.pdf [firstpage_image] =>[orig_patent_app_number] => 992572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4061211 [patent_doc_number] => 05870342 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'Semiconductor memory device surely reset upon power on' [patent_app_type] => 1 [patent_app_number] => 8/990575 [patent_app_country] => US [patent_app_date] => 1997-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 10786 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/870/05870342.pdf [firstpage_image] =>[orig_patent_app_number] => 990575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3883095 [patent_doc_number] => 05838630 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Integrated circuit device, semiconductor memory, and integrated circuit system coping with high-frequency clock signal' [patent_app_type] => 1 [patent_app_number] => 8/990999 [patent_app_country] => US [patent_app_date] => 1997-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 46 [patent_no_of_words] => 12906 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838630.pdf [firstpage_image] =>[orig_patent_app_number] => 990999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830544 [patent_doc_number] => 05790457 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Nonvolatile integrated circuit memory devices having ground interconnect lattices with reduced lateral dimensions' [patent_app_type] => 1 [patent_app_number] => 8/989872 [patent_app_country] => US [patent_app_date] => 1997-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3351 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/790/05790457.pdf [firstpage_image] =>[orig_patent_app_number] => 989872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950513 [patent_doc_number] => 05930174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Circuit and method for erasing flash memory array' [patent_app_type] => 1 [patent_app_number] => 8/988872 [patent_app_country] => US [patent_app_date] => 1997-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4928 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930174.pdf [firstpage_image] =>[orig_patent_app_number] => 988872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953300 [patent_doc_number] => 05973967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Page buffer having negative voltage level shifter' [patent_app_type] => 1 [patent_app_number] => 8/985561 [patent_app_country] => US [patent_app_date] => 1997-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2952 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973967.pdf [firstpage_image] =>[orig_patent_app_number] => 985561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187611 [patent_doc_number] => 06084793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Single-chip read-only memory (ROM) system' [patent_app_type] => 1 [patent_app_number] => 8/984092 [patent_app_country] => US [patent_app_date] => 1997-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4630 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084793.pdf [firstpage_image] =>[orig_patent_app_number] => 984092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821513 [patent_doc_number] => 05831925 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Memory configuration circuit and method' [patent_app_type] => 1 [patent_app_number] => 8/982672 [patent_app_country] => US [patent_app_date] => 1997-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 36 [patent_no_of_words] => 3890 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831925.pdf [firstpage_image] =>[orig_patent_app_number] => 982672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3905322 [patent_doc_number] => 05835435 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Method and apparatus for dynamically placing portions of a memory in a reduced power consumtion state' [patent_app_type] => 1 [patent_app_number] => 8/982876 [patent_app_country] => US [patent_app_date] => 1997-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5463 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835435.pdf [firstpage_image] =>[orig_patent_app_number] => 982876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980471 [patent_doc_number] => 05886920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Variable conducting element and method of programming' [patent_app_type] => 1 [patent_app_number] => 8/982175 [patent_app_country] => US [patent_app_date] => 1997-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3219 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886920.pdf [firstpage_image] =>[orig_patent_app_number] => 982175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950640 [patent_doc_number] => 05930183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/978374 [patent_app_country] => US [patent_app_date] => 1997-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5326 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930183.pdf [firstpage_image] =>[orig_patent_app_number] => 978374 [rel_patent_id] =>[rel_patent_doc_number] =>)