Troy Chambers

Array ( [id] => 1339226 [patent_doc_number] => 06601143 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Self-adapting cache management method and system' [patent_app_type] => B1 [patent_app_number] => 09/619981 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3728 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601143.pdf [firstpage_image] =>[orig_patent_app_number] => 09619981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1337213 [patent_doc_number] => 06604185 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-05 [patent_title] => 'Distribution of address-translation-purge requests to multiple processors' [patent_app_type] => B1 [patent_app_number] => 09/619851 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2427 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/604/06604185.pdf [firstpage_image] =>[orig_patent_app_number] => 09619851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 992658 [patent_doc_number] => 06920526 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-07-19 [patent_title] => 'Dual-bank FIFO for synchronization of read data in DDR SDRAM' [patent_app_type] => utility [patent_app_number] => 09/619771 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4042 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/920/06920526.pdf [firstpage_image] =>[orig_patent_app_number] => 09619771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1054756 [patent_doc_number] => 06859399 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-22 [patent_title] => 'Memory architecture and system and multiport interface protocol' [patent_app_type] => utility [patent_app_number] => 09/620545 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3304 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/859/06859399.pdf [firstpage_image] =>[orig_patent_app_number] => 09620545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 725908 [patent_doc_number] => 07051154 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-05-23 [patent_title] => 'Caching data from a pool reassigned disk sectors' [patent_app_type] => utility [patent_app_number] => 09/620497 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3992 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/051/07051154.pdf [firstpage_image] =>[orig_patent_app_number] => 09620497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1092831 [patent_doc_number] => 06829678 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-07 [patent_title] => 'System for determining the order and frequency in which space is allocated on individual storage devices' [patent_app_type] => B1 [patent_app_number] => 09/618332 [patent_app_country] => US [patent_app_date] => 2000-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 5281 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/829/06829678.pdf [firstpage_image] =>[orig_patent_app_number] => 09618332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1298043 [patent_doc_number] => 06631443 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-07 [patent_title] => 'Disk storage system having capability for performing parallel read operation' [patent_app_type] => B1 [patent_app_number] => 09/619000 [patent_app_country] => US [patent_app_date] => 2000-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 25 [patent_no_of_words] => 14677 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/631/06631443.pdf [firstpage_image] =>[orig_patent_app_number] => 09619000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1297141 [patent_doc_number] => 06633963 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-14 [patent_title] => 'Controlling access to multiple memory zones in an isolated execution environment' [patent_app_type] => B1 [patent_app_number] => 09/618489 [patent_app_country] => US [patent_app_date] => 2000-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8971 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/633/06633963.pdf [firstpage_image] =>[orig_patent_app_number] => 09618489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1578338 [patent_doc_number] => 06469940 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Memory access method and system for writing and reading SDRAM' [patent_app_type] => B1 [patent_app_number] => 09/618282 [patent_app_country] => US [patent_app_date] => 2000-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2986 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/469/06469940.pdf [firstpage_image] =>[orig_patent_app_number] => 09618282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7642374 [patent_doc_number] => 06430672 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Method for performing address mapping using two lookup tables' [patent_app_type] => B1 [patent_app_number] => 09/617829 [patent_app_country] => US [patent_app_date] => 2000-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2785 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/430/06430672.pdf [firstpage_image] =>[orig_patent_app_number] => 09617829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7613839 [patent_doc_number] => 06898692 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-05-24 [patent_title] => 'Method and apparatus for SIMD processing using multiple queues' [patent_app_type] => utility [patent_app_number] => 10/019188 [patent_app_country] => US [patent_app_date] => 2000-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 49 [patent_no_of_words] => 12032 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/898/06898692.pdf [firstpage_image] =>[orig_patent_app_number] => 10019188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1348455 [patent_doc_number] => 06598174 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Method and apparatus for storage unit replacement in non-redundant array' [patent_app_type] => B1 [patent_app_number] => 09/559713 [patent_app_country] => US [patent_app_date] => 2000-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 15789 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598174.pdf [firstpage_image] =>[orig_patent_app_number] => 09559713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481051 [patent_doc_number] => 06389510 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Method and apparatus for caching web-based information' [patent_app_type] => B1 [patent_app_number] => 09/557552 [patent_app_country] => US [patent_app_date] => 2000-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8167 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/389/06389510.pdf [firstpage_image] =>[orig_patent_app_number] => 09557552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1505975 [patent_doc_number] => 06487636 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-26 [patent_title] => 'Method and apparatus for mapping data in a heterogeneous disk array storage system' [patent_app_type] => B1 [patent_app_number] => 09/556221 [patent_app_country] => US [patent_app_date] => 2000-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5164 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/487/06487636.pdf [firstpage_image] =>[orig_patent_app_number] => 09556221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431795 [patent_doc_number] => 06516343 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-04 [patent_title] => 'Computer system and method for enhancing memory-to-memory copy transactions by utilizing multiple system control units' [patent_app_type] => B1 [patent_app_number] => 09/557380 [patent_app_country] => US [patent_app_date] => 2000-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3337 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/516/06516343.pdf [firstpage_image] =>[orig_patent_app_number] => 09557380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291865 [patent_doc_number] => 06643748 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Programmatic masking of storage units' [patent_app_type] => B1 [patent_app_number] => 09/553114 [patent_app_country] => US [patent_app_date] => 2000-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 12871 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/643/06643748.pdf [firstpage_image] =>[orig_patent_app_number] => 09553114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1385760 [patent_doc_number] => 06571310 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-27 [patent_title] => 'Method and apparatus for managing a heterogeneous data storage system' [patent_app_type] => B1 [patent_app_number] => 09/552821 [patent_app_country] => US [patent_app_date] => 2000-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10087 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/571/06571310.pdf [firstpage_image] =>[orig_patent_app_number] => 09552821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1526475 [patent_doc_number] => 06353877 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Performance optimization and system bus duty cycle reduction by I/O bridge partial cache line write' [patent_app_type] => B1 [patent_app_number] => 09/551633 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 12387 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353877.pdf [firstpage_image] =>[orig_patent_app_number] => 09551633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580335 [patent_doc_number] => 06470425 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Cache line replacement threshold based on sequential hits or misses' [patent_app_type] => B1 [patent_app_number] => 09/551398 [patent_app_country] => US [patent_app_date] => 2000-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3666 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/470/06470425.pdf [firstpage_image] =>[orig_patent_app_number] => 09551398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1332395 [patent_doc_number] => 06603719 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-05 [patent_title] => 'Speed control of optical information reproducing apparatus based on storage quantity of a buffer memory during access operation' [patent_app_type] => B1 [patent_app_number] => 09/548462 [patent_app_country] => US [patent_app_date] => 2000-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3673 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/603/06603719.pdf [firstpage_image] =>[orig_patent_app_number] => 09548462 [rel_patent_id] =>[rel_patent_doc_number] =>)