
Tu Tu V. Ho
Examiner (ID: 15910)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 334613
[patent_doc_number] => 07508025
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-24
[patent_title] => 'Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulators'
[patent_app_type] => utility
[patent_app_number] => 11/380599
[patent_app_country] => US
[patent_app_date] => 2006-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 10591
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/508/07508025.pdf
[firstpage_image] =>[orig_patent_app_number] => 11380599
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/380599 | Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulators | Apr 26, 2006 | Issued |
Array
(
[id] => 7601447
[patent_doc_number] => 07385257
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-10
[patent_title] => 'Hybrid orientation SOI substrates, and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/411280
[patent_app_country] => US
[patent_app_date] => 2006-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 5274
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/385/07385257.pdf
[firstpage_image] =>[orig_patent_app_number] => 11411280
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/411280 | Hybrid orientation SOI substrates, and method for forming the same | Apr 25, 2006 | Issued |
Array
(
[id] => 5832173
[patent_doc_number] => 20060244003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-02
[patent_title] => 'Nitride semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/410920
[patent_app_country] => US
[patent_app_date] => 2006-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7508
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20060244003.pdf
[firstpage_image] =>[orig_patent_app_number] => 11410920
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/410920 | Nitride semiconductor device | Apr 25, 2006 | Issued |
Array
(
[id] => 5327774
[patent_doc_number] => 20090108251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'CONTROLLED GROWTH OF A NANOSTRUCTURE ON A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/412060
[patent_app_country] => US
[patent_app_date] => 2006-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 26945
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20090108251.pdf
[firstpage_image] =>[orig_patent_app_number] => 11412060
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/412060 | Controlled growth of a nanostructure on a substrate | Apr 24, 2006 | Issued |
Array
(
[id] => 5208219
[patent_doc_number] => 20070246803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-25
[patent_title] => 'Semiconductor constructions, and methods of forming semiconductor constructions'
[patent_app_type] => utility
[patent_app_number] => 11/411490
[patent_app_country] => US
[patent_app_date] => 2006-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4960
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20070246803.pdf
[firstpage_image] =>[orig_patent_app_number] => 11411490
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/411490 | Methods of forming semiconductor constructions | Apr 24, 2006 | Issued |
Array
(
[id] => 5916348
[patent_doc_number] => 20060237726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/409040
[patent_app_country] => US
[patent_app_date] => 2006-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 12998
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20060237726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11409040
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/409040 | Semiconductor device | Apr 23, 2006 | Issued |
Array
(
[id] => 5208157
[patent_doc_number] => 20070246741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-25
[patent_title] => 'Stress relaxation for top of transistor gate'
[patent_app_type] => utility
[patent_app_number] => 11/409090
[patent_app_country] => US
[patent_app_date] => 2006-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20070246741.pdf
[firstpage_image] =>[orig_patent_app_number] => 11409090
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/409090 | Stress relaxation for top of transistor gate | Apr 23, 2006 | Issued |
Array
(
[id] => 5512090
[patent_doc_number] => 20090212394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-27
[patent_title] => 'BIPOLAR TRANSISTOR AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/912606
[patent_app_country] => US
[patent_app_date] => 2006-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3357
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20090212394.pdf
[firstpage_image] =>[orig_patent_app_number] => 11912606
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/912606 | BIPOLAR TRANSISTOR AND METHOD OF FABRICATING THE SAME | Apr 20, 2006 | Abandoned |
Array
(
[id] => 5616956
[patent_doc_number] => 20060186488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-24
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/407066
[patent_app_country] => US
[patent_app_date] => 2006-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5657
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20060186488.pdf
[firstpage_image] =>[orig_patent_app_number] => 11407066
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/407066 | Semiconductor device and method of manufacturing semiconductor device | Apr 19, 2006 | Issued |
Array
(
[id] => 5616957
[patent_doc_number] => 20060186489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-24
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/407077
[patent_app_country] => US
[patent_app_date] => 2006-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5654
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20060186489.pdf
[firstpage_image] =>[orig_patent_app_number] => 11407077
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/407077 | Semiconductor device and method of manufacturing semiconductor device | Apr 19, 2006 | Issued |
Array
(
[id] => 810555
[patent_doc_number] => 07417312
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-26
[patent_title] => 'Use of solder paste for heat dissipation'
[patent_app_type] => utility
[patent_app_number] => 11/406690
[patent_app_country] => US
[patent_app_date] => 2006-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5591
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/417/07417312.pdf
[firstpage_image] =>[orig_patent_app_number] => 11406690
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/406690 | Use of solder paste for heat dissipation | Apr 18, 2006 | Issued |
Array
(
[id] => 5685850
[patent_doc_number] => 20060284165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-21
[patent_title] => 'Silicon-based backward diodes for zero-biased square law detection and detector arrays of same'
[patent_app_type] => utility
[patent_app_number] => 11/407120
[patent_app_country] => US
[patent_app_date] => 2006-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5189
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20060284165.pdf
[firstpage_image] =>[orig_patent_app_number] => 11407120
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/407120 | Silicon-based backward diodes for zero-biased square law detection and detector arrays of same | Apr 18, 2006 | Issued |
Array
(
[id] => 5730351
[patent_doc_number] => 20060255465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-16
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/405570
[patent_app_country] => US
[patent_app_date] => 2006-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6160
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20060255465.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405570
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405570 | Semiconductor device and method of manufacturing the same | Apr 17, 2006 | Issued |
Array
(
[id] => 5916563
[patent_doc_number] => 20060237795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/405540
[patent_app_country] => US
[patent_app_date] => 2006-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 8140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20060237795.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405540
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405540 | Semiconductor device and a method of manufacturing the same | Apr 17, 2006 | Issued |
Array
(
[id] => 830451
[patent_doc_number] => 07400006
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-15
[patent_title] => 'Conductive memory device with conductive oxide electrodes'
[patent_app_type] => utility
[patent_app_number] => 11/405958
[patent_app_country] => US
[patent_app_date] => 2006-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 8006
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/400/07400006.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405958
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405958 | Conductive memory device with conductive oxide electrodes | Apr 17, 2006 | Issued |
Array
(
[id] => 881168
[patent_doc_number] => 07355267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-08
[patent_title] => 'Substrate, semiconductor die, multichip module, and system including a via structure comprising a plurality of conductive elements'
[patent_app_type] => utility
[patent_app_number] => 11/405045
[patent_app_country] => US
[patent_app_date] => 2006-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 48
[patent_no_of_words] => 15612
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/355/07355267.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405045
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405045 | Substrate, semiconductor die, multichip module, and system including a via structure comprising a plurality of conductive elements | Apr 16, 2006 | Issued |
Array
(
[id] => 849531
[patent_doc_number] => 07382050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-03
[patent_title] => 'Semiconductor device and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 11/405060
[patent_app_country] => US
[patent_app_date] => 2006-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 4267
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/382/07382050.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405060
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405060 | Semiconductor device and method for producing the same | Apr 16, 2006 | Issued |
Array
(
[id] => 5848602
[patent_doc_number] => 20060231869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'Non-volatile memory device capable of preventing damage by plasma charge'
[patent_app_type] => utility
[patent_app_number] => 11/405800
[patent_app_country] => US
[patent_app_date] => 2006-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2151
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20060231869.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405800
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405800 | Non-volatile memory device capable of preventing damage by plasma charge | Apr 16, 2006 | Issued |
Array
(
[id] => 5622847
[patent_doc_number] => 20060261352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'Semiconductor light-emitting device, surface-emission laser diode, and production apparatus thereof, production method, optical module and optical telecommunication system'
[patent_app_type] => utility
[patent_app_number] => 11/404876
[patent_app_country] => US
[patent_app_date] => 2006-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 72
[patent_no_of_words] => 74813
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 30
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20060261352.pdf
[firstpage_image] =>[orig_patent_app_number] => 11404876
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/404876 | Method of fabricating a semiconductor light-emitting device | Apr 16, 2006 | Issued |
Array
(
[id] => 827179
[patent_doc_number] => 07402847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-22
[patent_title] => 'Programmable logic circuit and method of using same'
[patent_app_type] => utility
[patent_app_number] => 11/404160
[patent_app_country] => US
[patent_app_date] => 2006-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4475
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/402/07402847.pdf
[firstpage_image] =>[orig_patent_app_number] => 11404160
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/404160 | Programmable logic circuit and method of using same | Apr 12, 2006 | Issued |