
Tu Tu V. Ho
Examiner (ID: 15910)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5239712
[patent_doc_number] => 20070018203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Strain inducing multi-layer cap'
[patent_app_type] => utility
[patent_app_number] => 11/187213
[patent_app_country] => US
[patent_app_date] => 2005-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1980
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20070018203.pdf
[firstpage_image] =>[orig_patent_app_number] => 11187213
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/187213 | Strain inducing multi-layer cap | Jul 21, 2005 | Issued |
Array
(
[id] => 449707
[patent_doc_number] => 07250629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-31
[patent_title] => 'Semiconductor device and flat panel display device having the same'
[patent_app_type] => utility
[patent_app_number] => 11/186750
[patent_app_country] => US
[patent_app_date] => 2005-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 32
[patent_no_of_words] => 14873
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/250/07250629.pdf
[firstpage_image] =>[orig_patent_app_number] => 11186750
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/186750 | Semiconductor device and flat panel display device having the same | Jul 21, 2005 | Issued |
Array
(
[id] => 7214372
[patent_doc_number] => 20050253238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Systems for degating packaged semiconductor device with tape substrates'
[patent_app_type] => utility
[patent_app_number] => 11/186481
[patent_app_country] => US
[patent_app_date] => 2005-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4317
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20050253238.pdf
[firstpage_image] =>[orig_patent_app_number] => 11186481
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/186481 | Systems for degating packaged semiconductor devices with tape substrates | Jul 20, 2005 | Issued |
Array
(
[id] => 401493
[patent_doc_number] => 07291859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-06
[patent_title] => 'Organic electronic circuit and method for making the same'
[patent_app_type] => utility
[patent_app_number] => 11/185860
[patent_app_country] => US
[patent_app_date] => 2005-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4550
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/291/07291859.pdf
[firstpage_image] =>[orig_patent_app_number] => 11185860
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/185860 | Organic electronic circuit and method for making the same | Jul 20, 2005 | Issued |
Array
(
[id] => 925931
[patent_doc_number] => 07317229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-08
[patent_title] => 'Gate electrode structures and methods of manufacture'
[patent_app_type] => utility
[patent_app_number] => 11/185180
[patent_app_country] => US
[patent_app_date] => 2005-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5085
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/317/07317229.pdf
[firstpage_image] =>[orig_patent_app_number] => 11185180
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/185180 | Gate electrode structures and methods of manufacture | Jul 19, 2005 | Issued |
Array
(
[id] => 5898360
[patent_doc_number] => 20060043593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Connecting apparatus, semiconductor chip inspecting apparatus, and method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/184980
[patent_app_country] => US
[patent_app_date] => 2005-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12366
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20060043593.pdf
[firstpage_image] =>[orig_patent_app_number] => 11184980
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/184980 | Connecting apparatus, semiconductor chip inspecting apparatus, and method for manufacturing semiconductor device | Jul 19, 2005 | Abandoned |
Array
(
[id] => 918207
[patent_doc_number] => 07323730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-29
[patent_title] => 'Optically-configurable nanotube or nanowire semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/185153
[patent_app_country] => US
[patent_app_date] => 2005-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 4514
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/323/07323730.pdf
[firstpage_image] =>[orig_patent_app_number] => 11185153
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/185153 | Optically-configurable nanotube or nanowire semiconductor device | Jul 19, 2005 | Issued |
Array
(
[id] => 925936
[patent_doc_number] => 07317234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-08
[patent_title] => 'Means of integrating a microphone in a standard integrated circuit process'
[patent_app_type] => utility
[patent_app_number] => 11/184220
[patent_app_country] => US
[patent_app_date] => 2005-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4750
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/317/07317234.pdf
[firstpage_image] =>[orig_patent_app_number] => 11184220
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/184220 | Means of integrating a microphone in a standard integrated circuit process | Jul 19, 2005 | Issued |
Array
(
[id] => 857375
[patent_doc_number] => 07375423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-20
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/183844
[patent_app_country] => US
[patent_app_date] => 2005-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 28
[patent_no_of_words] => 6177
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/375/07375423.pdf
[firstpage_image] =>[orig_patent_app_number] => 11183844
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/183844 | Semiconductor device | Jul 18, 2005 | Issued |
Array
(
[id] => 5817911
[patent_doc_number] => 20060022224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-02
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/183820
[patent_app_country] => US
[patent_app_date] => 2005-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4230
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20060022224.pdf
[firstpage_image] =>[orig_patent_app_number] => 11183820
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/183820 | Semiconductor device | Jul 18, 2005 | Issued |
Array
(
[id] => 249487
[patent_doc_number] => RE040887
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2009-09-01
[patent_title] => 'Semiconductor chip with redistribution metal layer'
[patent_app_type] => reissue
[patent_app_number] => 11/183300
[patent_app_country] => US
[patent_app_date] => 2005-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4966
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/040/RE040887.pdf
[firstpage_image] =>[orig_patent_app_number] => 11183300
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/183300 | Semiconductor chip with redistribution metal layer | Jul 14, 2005 | Issued |
Array
(
[id] => 443661
[patent_doc_number] => 07256447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'Multi-bit non-volatile memory device, method of operating the same, and method of manufacturing the multi-bit non-volatile memory device'
[patent_app_type] => utility
[patent_app_number] => 11/181724
[patent_app_country] => US
[patent_app_date] => 2005-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 5613
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256447.pdf
[firstpage_image] =>[orig_patent_app_number] => 11181724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/181724 | Multi-bit non-volatile memory device, method of operating the same, and method of manufacturing the multi-bit non-volatile memory device | Jul 14, 2005 | Issued |
Array
(
[id] => 5075350
[patent_doc_number] => 20070015325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-18
[patent_title] => 'Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 11/183224
[patent_app_country] => US
[patent_app_date] => 2005-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 3541
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20070015325.pdf
[firstpage_image] =>[orig_patent_app_number] => 11183224
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/183224 | Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure | Jul 13, 2005 | Issued |
Array
(
[id] => 7044385
[patent_doc_number] => 20050248980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'MRAM cell with flat topography and controlled bit line to free layer distance and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 11/179252
[patent_app_country] => US
[patent_app_date] => 2005-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3848
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20050248980.pdf
[firstpage_image] =>[orig_patent_app_number] => 11179252
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/179252 | MRAM cell with flat topography and controlled bit line to free layer distance and method of manufacture | Jul 11, 2005 | Issued |
Array
(
[id] => 53990
[patent_doc_number] => 07772601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-10
[patent_title] => 'Light emitting device having a plurality of light emitting cells and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/815255
[patent_app_country] => US
[patent_app_date] => 2005-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4762
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/772/07772601.pdf
[firstpage_image] =>[orig_patent_app_number] => 11815255
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/815255 | Light emitting device having a plurality of light emitting cells and method of fabricating the same | Jul 4, 2005 | Issued |
Array
(
[id] => 5642742
[patent_doc_number] => 20060281197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-14
[patent_title] => 'METHOD AND APPARATUS FOR COMPLETELY COVERING A WAFER WITH A PASSIVATING MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 11/160154
[patent_app_country] => US
[patent_app_date] => 2005-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1869
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0281/20060281197.pdf
[firstpage_image] =>[orig_patent_app_number] => 11160154
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/160154 | Method and apparatus for completely covering a wafer with a passivating material | Jun 9, 2005 | Issued |
Array
(
[id] => 380332
[patent_doc_number] => 07309908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-18
[patent_title] => 'Standard cell, semiconductor integrated circuit device of standard cell scheme and layout design method for semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/142378
[patent_app_country] => US
[patent_app_date] => 2005-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5299
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/309/07309908.pdf
[firstpage_image] =>[orig_patent_app_number] => 11142378
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/142378 | Standard cell, semiconductor integrated circuit device of standard cell scheme and layout design method for semiconductor integrated circuit device | Jun 1, 2005 | Issued |
Array
(
[id] => 6929032
[patent_doc_number] => 20050280065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Semiconductor storage device, manufacturing method therefor and portable electronic equipment'
[patent_app_type] => utility
[patent_app_number] => 11/142770
[patent_app_country] => US
[patent_app_date] => 2005-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 26032
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20050280065.pdf
[firstpage_image] =>[orig_patent_app_number] => 11142770
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/142770 | Semiconductor storage device, manufacturing method therefor and portable electronic equipment | Jun 1, 2005 | Issued |
Array
(
[id] => 7228144
[patent_doc_number] => 20050269585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'LED package and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 11/140900
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4317
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20050269585.pdf
[firstpage_image] =>[orig_patent_app_number] => 11140900
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/140900 | LED package and method for producing the same | May 31, 2005 | Abandoned |
Array
(
[id] => 542166
[patent_doc_number] => 07169686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-30
[patent_title] => 'Cutting thin layer(s) from semiconductor material(s)'
[patent_app_type] => utility
[patent_app_number] => 11/140910
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 6
[patent_no_of_words] => 5172
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/169/07169686.pdf
[firstpage_image] =>[orig_patent_app_number] => 11140910
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/140910 | Cutting thin layer(s) from semiconductor material(s) | May 31, 2005 | Issued |