Tu Tu V. Ho

Array ( [id] => 627349 [patent_doc_number] => 07135734 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Graded composition metal oxide tunnel barrier interpoly insulators' [patent_app_type] => utility [patent_app_number] => 10/177096 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 25 [patent_no_of_words] => 14970 [patent_no_of_claims] => 92 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/135/07135734.pdf [firstpage_image] =>[orig_patent_app_number] => 10177096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180113 [patent_doc_number] => 06744073 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-01 [patent_title] => 'Light-emitting or light-receiving semiconductor device and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 10/168810 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 34 [patent_no_of_words] => 7981 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/744/06744073.pdf [firstpage_image] =>[orig_patent_app_number] => 10168810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1132243 [patent_doc_number] => 06787818 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-07 [patent_title] => 'Diffused junction photodetector and fabrication technique' [patent_app_type] => B2 [patent_app_number] => 10/172310 [patent_app_country] => US [patent_app_date] => 2002-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3970 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/787/06787818.pdf [firstpage_image] =>[orig_patent_app_number] => 10172310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1281458 [patent_doc_number] => 06646343 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-11 [patent_title] => 'Matched impedance bonding technique in high-speed integrated circuits' [patent_app_type] => B1 [patent_app_number] => 10/173210 [patent_app_country] => US [patent_app_date] => 2002-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 1796 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646343.pdf [firstpage_image] =>[orig_patent_app_number] => 10173210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6803376 [patent_doc_number] => 20030230770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-18 [patent_title] => 'Non-volatile programmable memory device' [patent_app_type] => new [patent_app_number] => 10/172304 [patent_app_country] => US [patent_app_date] => 2002-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3580 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20030230770.pdf [firstpage_image] =>[orig_patent_app_number] => 10172304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1368870 [patent_doc_number] => 06570246 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-27 [patent_title] => 'Multi-die package' [patent_app_type] => B1 [patent_app_number] => 10/064110 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2960 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/570/06570246.pdf [firstpage_image] =>[orig_patent_app_number] => 10064110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713792 [patent_doc_number] => 20030025140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'One-transistor memory cell configuration and method for its fabrication' [patent_app_type] => new [patent_app_number] => 10/166813 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4473 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025140.pdf [firstpage_image] =>[orig_patent_app_number] => 10166813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291396 [patent_doc_number] => 06633086 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-14 [patent_title] => 'Stacked chip scale package structure' [patent_app_type] => B1 [patent_app_number] => 10/162910 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1158 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/633/06633086.pdf [firstpage_image] =>[orig_patent_app_number] => 10162910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634316 [patent_doc_number] => 06657304 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-02 [patent_title] => 'Conformal barrier liner in an integrated circuit interconnect' [patent_app_type] => B1 [patent_app_number] => 10/165510 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4166 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/657/06657304.pdf [firstpage_image] =>[orig_patent_app_number] => 10165510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6680957 [patent_doc_number] => 20030116821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Semiconductor device and a process for producing same' [patent_app_type] => new [patent_app_number] => 10/162244 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10202 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20030116821.pdf [firstpage_image] =>[orig_patent_app_number] => 10162244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1300003 [patent_doc_number] => 06627937 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-30 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/157810 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4364 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/627/06627937.pdf [firstpage_image] =>[orig_patent_app_number] => 10157810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 383391 [patent_doc_number] => 07307343 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-11 [patent_title] => 'Low dielectric materials and methods for making same' [patent_app_type] => utility [patent_app_number] => 10/158511 [patent_app_country] => US [patent_app_date] => 2002-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 19931 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/307/07307343.pdf [firstpage_image] =>[orig_patent_app_number] => 10158511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1364019 [patent_doc_number] => 06573536 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Light emitting diode light source' [patent_app_type] => B1 [patent_app_number] => 10/156810 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1800 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573536.pdf [firstpage_image] =>[orig_patent_app_number] => 10156810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1210865 [patent_doc_number] => 06713811 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-30 [patent_title] => 'Split gate flash with strong source side injection and method of fabrication thereof' [patent_app_type] => B2 [patent_app_number] => 10/152107 [patent_app_country] => US [patent_app_date] => 2002-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 2960 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/713/06713811.pdf [firstpage_image] =>[orig_patent_app_number] => 10152107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 963986 [patent_doc_number] => 06949799 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-27 [patent_title] => 'Semiconductor structure comprising an electrostatic discharge (ESD) protection device' [patent_app_type] => utility [patent_app_number] => 10/479310 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3609 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/949/06949799.pdf [firstpage_image] =>[orig_patent_app_number] => 10479310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1306044 [patent_doc_number] => 06621133 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Electrostatic discharge protection device' [patent_app_type] => B1 [patent_app_number] => 10/141910 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5573 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621133.pdf [firstpage_image] =>[orig_patent_app_number] => 10141910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1106213 [patent_doc_number] => 06812537 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Magnetic memory and method of operation thereof' [patent_app_type] => B2 [patent_app_number] => 10/141602 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 29 [patent_no_of_words] => 11908 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812537.pdf [firstpage_image] =>[orig_patent_app_number] => 10141602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1358444 [patent_doc_number] => 06580642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'Method of erasing nonvolatile tunneling injector memory cell' [patent_app_type] => B1 [patent_app_number] => 10/135916 [patent_app_country] => US [patent_app_date] => 2002-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2005 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/580/06580642.pdf [firstpage_image] =>[orig_patent_app_number] => 10135916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1144667 [patent_doc_number] => 06777757 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-17 [patent_title] => 'High density semiconductor memory cell and memory array using a single transistor' [patent_app_type] => B2 [patent_app_number] => 10/133704 [patent_app_country] => US [patent_app_date] => 2002-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6009 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777757.pdf [firstpage_image] =>[orig_patent_app_number] => 10133704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1284292 [patent_doc_number] => 06642556 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-04 [patent_title] => 'Modular macro cell layout method' [patent_app_type] => B2 [patent_app_number] => 10/128610 [patent_app_country] => US [patent_app_date] => 2002-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3381 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642556.pdf [firstpage_image] =>[orig_patent_app_number] => 10128610 [rel_patent_id] =>[rel_patent_doc_number] =>)