Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 3918499
[patent_doc_number] => 05898838
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-04-27
[patent_title] => 'Editor for developing statements to support i/o operation on open network using segregator for segregating protocol statements from application statements upon verification of correspondence'
[patent_app_type] => 1
[patent_app_number] => 8/940721
[patent_app_country] => US
[patent_app_date] => 1997-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 11690
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/898/05898838.pdf
[firstpage_image] =>[orig_patent_app_number] => 940721
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/940721 | Editor for developing statements to support i/o operation on open network using segregator for segregating protocol statements from application statements upon verification of correspondence | Sep 29, 1997 | Issued |
Array
(
[id] => 3974688
[patent_doc_number] => 05901328
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-04
[patent_title] => 'System for transferring data between main computer multiport memory and external device in parallel system utilizing memory protection scheme and changing memory protection area'
[patent_app_type] => 1
[patent_app_number] => 8/936610
[patent_app_country] => US
[patent_app_date] => 1997-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 7875
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/901/05901328.pdf
[firstpage_image] =>[orig_patent_app_number] => 936610
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/936610 | System for transferring data between main computer multiport memory and external device in parallel system utilizing memory protection scheme and changing memory protection area | Sep 23, 1997 | Issued |
Array
(
[id] => 4021370
[patent_doc_number] => 05987531
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Control board system including a removable terminal stand which can easily conform to different specifications and power sources'
[patent_app_type] => 1
[patent_app_number] => 8/931950
[patent_app_country] => US
[patent_app_date] => 1997-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 5912
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/987/05987531.pdf
[firstpage_image] =>[orig_patent_app_number] => 931950
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/931950 | Control board system including a removable terminal stand which can easily conform to different specifications and power sources | Sep 16, 1997 | Issued |
Array
(
[id] => 3935622
[patent_doc_number] => 05915092
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-22
[patent_title] => 'Communications control system for transferring commands/status data in batch between processors utilizing transmitting processor\'s command activation order and receiving processor\'s access control'
[patent_app_type] => 1
[patent_app_number] => 8/929722
[patent_app_country] => US
[patent_app_date] => 1997-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 24
[patent_no_of_words] => 6021
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/915/05915092.pdf
[firstpage_image] =>[orig_patent_app_number] => 929722
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/929722 | Communications control system for transferring commands/status data in batch between processors utilizing transmitting processor's command activation order and receiving processor's access control | Sep 14, 1997 | Issued |
Array
(
[id] => 3923815
[patent_doc_number] => 05938748
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-17
[patent_title] => 'Data transfer mechanism for transfer of real-time data including real-time data computed on-the-fly'
[patent_app_type] => 1
[patent_app_number] => 8/928024
[patent_app_country] => US
[patent_app_date] => 1997-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 6773
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/938/05938748.pdf
[firstpage_image] =>[orig_patent_app_number] => 928024
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/928024 | Data transfer mechanism for transfer of real-time data including real-time data computed on-the-fly | Sep 10, 1997 | Issued |
Array
(
[id] => 4268512
[patent_doc_number] => 06138173
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-24
[patent_title] => 'I/O Expansion circuit having a plurality of selectable input/output ports'
[patent_app_type] => 1
[patent_app_number] => 8/913170
[patent_app_country] => US
[patent_app_date] => 1997-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 16637
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/138/06138173.pdf
[firstpage_image] =>[orig_patent_app_number] => 913170
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/913170 | I/O Expansion circuit having a plurality of selectable input/output ports | Sep 4, 1997 | Issued |
Array
(
[id] => 3966741
[patent_doc_number] => 05983289
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Data transfer methods and controller for transferring data in blocks without crossing certain address boundaries'
[patent_app_type] => 1
[patent_app_number] => 8/923130
[patent_app_country] => US
[patent_app_date] => 1997-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3194
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983289.pdf
[firstpage_image] =>[orig_patent_app_number] => 923130
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/923130 | Data transfer methods and controller for transferring data in blocks without crossing certain address boundaries | Sep 3, 1997 | Issued |
Array
(
[id] => 4109644
[patent_doc_number] => 06134611
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-17
[patent_title] => 'System for interface circuit to control multiplexer to transfer data to one of two internal devices and transferring data between internal devices without multiplexer'
[patent_app_type] => 1
[patent_app_number] => 8/917858
[patent_app_country] => US
[patent_app_date] => 1997-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 10940
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/134/06134611.pdf
[firstpage_image] =>[orig_patent_app_number] => 917858
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/917858 | System for interface circuit to control multiplexer to transfer data to one of two internal devices and transferring data between internal devices without multiplexer | Aug 26, 1997 | Issued |
Array
(
[id] => 3966814
[patent_doc_number] => 05983294
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Synchronous cross-connect system with the function of ring network interworking using backplane interconnection'
[patent_app_type] => 1
[patent_app_number] => 8/915257
[patent_app_country] => US
[patent_app_date] => 1997-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5000
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/983/05983294.pdf
[firstpage_image] =>[orig_patent_app_number] => 915257
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/915257 | Synchronous cross-connect system with the function of ring network interworking using backplane interconnection | Aug 19, 1997 | Issued |
Array
(
[id] => 4025909
[patent_doc_number] => 05941961
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-24
[patent_title] => 'Data buffering system including buffer memory shared between channel data groups whereas buffer memory is divided into memory areas for storing different types of channel data groups'
[patent_app_type] => 1
[patent_app_number] => 8/910119
[patent_app_country] => US
[patent_app_date] => 1997-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4382
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/941/05941961.pdf
[firstpage_image] =>[orig_patent_app_number] => 910119
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/910119 | Data buffering system including buffer memory shared between channel data groups whereas buffer memory is divided into memory areas for storing different types of channel data groups | Aug 12, 1997 | Issued |
Array
(
[id] => 3989905
[patent_doc_number] => 05905905
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-18
[patent_title] => 'System for copying IOBS from FIFO into I/O adapter, writing data completed IOB, and invalidating completed IOB in FIFO for reuse of FIFO'
[patent_app_type] => 1
[patent_app_number] => 8/906765
[patent_app_country] => US
[patent_app_date] => 1997-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7189
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/905/05905905.pdf
[firstpage_image] =>[orig_patent_app_number] => 906765
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/906765 | System for copying IOBS from FIFO into I/O adapter, writing data completed IOB, and invalidating completed IOB in FIFO for reuse of FIFO | Aug 4, 1997 | Issued |
Array
(
[id] => 4082165
[patent_doc_number] => 05867730
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-02
[patent_title] => 'Method for configuration of peripherals by interpreting response from peripherals to enable selection of driver file and altering configuration file to enable loading of selected driver file'
[patent_app_type] => 1
[patent_app_number] => 8/904208
[patent_app_country] => US
[patent_app_date] => 1997-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5271
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/867/05867730.pdf
[firstpage_image] =>[orig_patent_app_number] => 904208
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/904208 | Method for configuration of peripherals by interpreting response from peripherals to enable selection of driver file and altering configuration file to enable loading of selected driver file | Jul 30, 1997 | Issued |
Array
(
[id] => 4138321
[patent_doc_number] => 06073188
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Electronic switchbox for selection and sharing of internal peripheral devices among different computers, the internal peripheral devices located in slots of a chassis'
[patent_app_type] => 1
[patent_app_number] => 8/900676
[patent_app_country] => US
[patent_app_date] => 1997-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/073/06073188.pdf
[firstpage_image] =>[orig_patent_app_number] => 900676
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/900676 | Electronic switchbox for selection and sharing of internal peripheral devices among different computers, the internal peripheral devices located in slots of a chassis | Jul 24, 1997 | Issued |
Array
(
[id] => 4259325
[patent_doc_number] => 06092123
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Method and apparatus for changing functions of a hardware device using two or more communication channels'
[patent_app_type] => 1
[patent_app_number] => 8/895716
[patent_app_country] => US
[patent_app_date] => 1997-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6000
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/092/06092123.pdf
[firstpage_image] =>[orig_patent_app_number] => 895716
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/895716 | Method and apparatus for changing functions of a hardware device using two or more communication channels | Jul 16, 1997 | Issued |
Array
(
[id] => 4021395
[patent_doc_number] => 05987533
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Automatically configuring SCSI device addresses using SCSI controller storing predetermined ID and, producing address signals for transferring to peripheral device via SCSI ID input means'
[patent_app_type] => 1
[patent_app_number] => 8/895499
[patent_app_country] => US
[patent_app_date] => 1997-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2468
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/987/05987533.pdf
[firstpage_image] =>[orig_patent_app_number] => 895499
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/895499 | Automatically configuring SCSI device addresses using SCSI controller storing predetermined ID and, producing address signals for transferring to peripheral device via SCSI ID input means | Jul 15, 1997 | Issued |
Array
(
[id] => 4103492
[patent_doc_number] => 06026453
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'System for facilitating serial data communications utilizing number of cycles input signal remained asserted to indicate data output logical state'
[patent_app_type] => 1
[patent_app_number] => 8/892720
[patent_app_country] => US
[patent_app_date] => 1997-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3985
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026453.pdf
[firstpage_image] =>[orig_patent_app_number] => 892720
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/892720 | System for facilitating serial data communications utilizing number of cycles input signal remained asserted to indicate data output logical state | Jul 14, 1997 | Issued |
Array
(
[id] => 4132818
[patent_doc_number] => 06047334
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'System for delaying dequeue of commands received prior to fence command until commands received before fence command are ordered for execution in a fixed sequence'
[patent_app_type] => 1
[patent_app_number] => 8/877126
[patent_app_country] => US
[patent_app_date] => 1997-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8060
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/047/06047334.pdf
[firstpage_image] =>[orig_patent_app_number] => 877126
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/877126 | System for delaying dequeue of commands received prior to fence command until commands received before fence command are ordered for execution in a fixed sequence | Jun 16, 1997 | Issued |
Array
(
[id] => 4215323
[patent_doc_number] => 06014714
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-11
[patent_title] => 'Adapter card system including for supporting multiple configurations using mapping bit'
[patent_app_type] => 1
[patent_app_number] => 8/874451
[patent_app_country] => US
[patent_app_date] => 1997-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3454
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/014/06014714.pdf
[firstpage_image] =>[orig_patent_app_number] => 874451
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/874451 | Adapter card system including for supporting multiple configurations using mapping bit | Jun 15, 1997 | Issued |
Array
(
[id] => 4042798
[patent_doc_number] => 05903778
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-11
[patent_title] => 'Method for enabling traditional SCSI peripheral equipments to be compatible with plug-and-play protocol'
[patent_app_type] => 1
[patent_app_number] => 8/876616
[patent_app_country] => US
[patent_app_date] => 1997-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2096
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/903/05903778.pdf
[firstpage_image] =>[orig_patent_app_number] => 876616
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/876616 | Method for enabling traditional SCSI peripheral equipments to be compatible with plug-and-play protocol | Jun 15, 1997 | Issued |
Array
(
[id] => 4024978
[patent_doc_number] => 06006295
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Translator with selectable FIFO for universal hub cables for connecting a PC\'s PCMCIA or parallel ports to various peripherals using IDE/ATAPI, SCSI, or general I/O'
[patent_app_type] => 1
[patent_app_number] => 8/869624
[patent_app_country] => US
[patent_app_date] => 1997-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5720
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/006/06006295.pdf
[firstpage_image] =>[orig_patent_app_number] => 869624
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/869624 | Translator with selectable FIFO for universal hub cables for connecting a PC's PCMCIA or parallel ports to various peripherals using IDE/ATAPI, SCSI, or general I/O | Jun 4, 1997 | Issued |