
Tu Tu V Ho
Examiner (ID: 15910, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14920427
[patent_doc_number] => 10431540
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-01
[patent_title] => Metal-oxide-metal capacitor with reduced parasitic capacitance
[patent_app_type] => utility
[patent_app_number] => 16/039213
[patent_app_country] => US
[patent_app_date] => 2018-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 7126
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16039213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/039213 | Metal-oxide-metal capacitor with reduced parasitic capacitance | Jul 17, 2018 | Issued |
Array
(
[id] => 14221157
[patent_doc_number] => 20190122963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => SEMICONDUCTOR PACKAGE WITH GROUNDING DEVICE AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 16/031948
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3708
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031948
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031948 | Semiconductor package with grounding device and related methods | Jul 9, 2018 | Issued |
Array
(
[id] => 13528693
[patent_doc_number] => 20180315889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/030437
[patent_app_country] => US
[patent_app_date] => 2018-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030437 | Light-emitting device | Jul 8, 2018 | Issued |
Array
(
[id] => 17700429
[patent_doc_number] => 11374164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Multi-layer spin orbit torque electrodes for perpendicular magnetic random access memory
[patent_app_type] => utility
[patent_app_number] => 16/024714
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6121
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024714 | Multi-layer spin orbit torque electrodes for perpendicular magnetic random access memory | Jun 28, 2018 | Issued |
Array
(
[id] => 17224724
[patent_doc_number] => 11177234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-16
[patent_title] => Package architecture with improved via drill process and method for forming such package
[patent_app_type] => utility
[patent_app_number] => 16/017393
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 14837
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16017393
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/017393 | Package architecture with improved via drill process and method for forming such package | Jun 24, 2018 | Issued |
Array
(
[id] => 17772455
[patent_doc_number] => 11404407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Implants to enlarge Schottky diode cross-sectional area for lateral current conduction
[patent_app_type] => utility
[patent_app_number] => 16/016396
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 35
[patent_no_of_words] => 7876
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016396 | Implants to enlarge Schottky diode cross-sectional area for lateral current conduction | Jun 21, 2018 | Issued |
Array
(
[id] => 15300367
[patent_doc_number] => 20190393319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => TRANSISTOR GATE SHAPE STRUCTURING APPROACHES
[patent_app_type] => utility
[patent_app_number] => 16/016391
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016391 | Transistor gate shape structuring approaches | Jun 21, 2018 | Issued |
Array
(
[id] => 15300431
[patent_doc_number] => 20190393351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => DIELECTRIC ISOLATION LAYER BETWEEN A NANOWIRE TRANSISTOR AND A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/015404
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16015404
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/015404 | Dielectric isolation layer between a nanowire transistor and a substrate | Jun 21, 2018 | Issued |
Array
(
[id] => 16217534
[patent_doc_number] => 10733348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Tined gate to control threshold voltage in a device formed of materials having piezoelectric properties
[patent_app_type] => utility
[patent_app_number] => 16/014942
[patent_app_country] => US
[patent_app_date] => 2018-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 27
[patent_no_of_words] => 12317
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16014942
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/014942 | Tined gate to control threshold voltage in a device formed of materials having piezoelectric properties | Jun 20, 2018 | Issued |
Array
(
[id] => 15300405
[patent_doc_number] => 20190393338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => EXTENDED DRAIN MOSFETS (EDMOS)
[patent_app_type] => utility
[patent_app_number] => 16/013336
[patent_app_country] => US
[patent_app_date] => 2018-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4050
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16013336
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/013336 | Extended drain MOSFETs (EDMOS) | Jun 19, 2018 | Issued |
Array
(
[id] => 14398125
[patent_doc_number] => 10312356
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-04
[patent_title] => Heterojunction bipolar transistors with multiple emitter fingers and undercut extrinsic base regions
[patent_app_type] => utility
[patent_app_number] => 16/013363
[patent_app_country] => US
[patent_app_date] => 2018-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 4302
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16013363
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/013363 | Heterojunction bipolar transistors with multiple emitter fingers and undercut extrinsic base regions | Jun 19, 2018 | Issued |
Array
(
[id] => 15299983
[patent_doc_number] => 20190393127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => SEMICONDUCTOR PACKAGE WITH INTEGRATED HEAT SINK
[patent_app_type] => utility
[patent_app_number] => 16/013397
[patent_app_country] => US
[patent_app_date] => 2018-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3039
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16013397
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/013397 | SEMICONDUCTOR PACKAGE WITH INTEGRATED HEAT SINK | Jun 19, 2018 | Abandoned |
Array
(
[id] => 15274949
[patent_doc_number] => 20190386209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY
[patent_app_type] => utility
[patent_app_number] => 16/009776
[patent_app_country] => US
[patent_app_date] => 2018-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16009776
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/009776 | Perpendicular spin transfer torque devices with improved retention and thermal stability | Jun 14, 2018 | Issued |
Array
(
[id] => 14422255
[patent_doc_number] => 10315916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Microelectromechanical device with at least one translationally guided moveable element
[patent_app_type] => utility
[patent_app_number] => 16/008578
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 29
[patent_no_of_words] => 6376
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008578
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008578 | Microelectromechanical device with at least one translationally guided moveable element | Jun 13, 2018 | Issued |
Array
(
[id] => 14769495
[patent_doc_number] => 10396151
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-27
[patent_title] => Vertical field effect transistor with reduced gate to source/drain capacitance
[patent_app_type] => utility
[patent_app_number] => 16/008687
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6341
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008687 | Vertical field effect transistor with reduced gate to source/drain capacitance | Jun 13, 2018 | Issued |
Array
(
[id] => 14252693
[patent_doc_number] => 10276554
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-30
[patent_title] => Integrated standard cell structure
[patent_app_type] => utility
[patent_app_number] => 16/008563
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 8449
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008563 | Integrated standard cell structure | Jun 13, 2018 | Issued |
Array
(
[id] => 14985465
[patent_doc_number] => 10446654
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-15
[patent_title] => Gate contact structures and self-aligned contact process
[patent_app_type] => utility
[patent_app_number] => 16/008711
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 2586
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008711
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008711 | Gate contact structures and self-aligned contact process | Jun 13, 2018 | Issued |
Array
(
[id] => 14558233
[patent_doc_number] => 10347587
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-09
[patent_title] => Electronic device and electromagnetic shielding device
[patent_app_type] => utility
[patent_app_number] => 16/008524
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 3981
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008524 | Electronic device and electromagnetic shielding device | Jun 13, 2018 | Issued |
Array
(
[id] => 14859621
[patent_doc_number] => 10418547
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-17
[patent_title] => Sub 60nm etchless MRAM devices by ion beam etching fabricated T-shaped bottom electrode
[patent_app_type] => utility
[patent_app_number] => 16/008629
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2067
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008629
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008629 | Sub 60nm etchless MRAM devices by ion beam etching fabricated T-shaped bottom electrode | Jun 13, 2018 | Issued |
Array
(
[id] => 15274933
[patent_doc_number] => 20190386201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => Under-Cut Via Electrode for Sub 60nm Etchless MRAM Devices by Decoupling the Via Etch Process
[patent_app_type] => utility
[patent_app_number] => 16/008650
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2046
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008650 | Under-cut via electrode for sub 60nm etchless MRAM devices by decoupling the via etch process | Jun 13, 2018 | Issued |