
Tu Tu V Ho
Examiner (ID: 15910, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13528677
[patent_doc_number] => 20180315881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => Materials, fabrication equipment, and methods for stable, sensitive photodetectors and image sensors made therefrom
[patent_app_type] => utility
[patent_app_number] => 16/008070
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14149
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008070 | Materials, fabrication equipment, and methods for stable, sensitive photodetectors and image sensors made therefrom | Jun 13, 2018 | Issued |
Array
(
[id] => 13543199
[patent_doc_number] => 20180323146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => MULTI-DIE INDUCTORS WITH COUPLED THROUGH-SUBSTRATE VIA CORES
[patent_app_type] => utility
[patent_app_number] => 16/007670
[patent_app_country] => US
[patent_app_date] => 2018-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16007670
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/007670 | Multi-die inductors with coupled through-substrate via cores | Jun 12, 2018 | Issued |
Array
(
[id] => 14707233
[patent_doc_number] => 10381376
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-13
[patent_title] => Three-dimensional flat NAND memory device including concave word lines and method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/002294
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 49
[patent_no_of_words] => 15961
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002294
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002294 | Three-dimensional flat NAND memory device including concave word lines and method of making the same | Jun 6, 2018 | Issued |
Array
(
[id] => 13878945
[patent_doc_number] => 20190035813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => DISPLAY SUBSTRATE, METHOD FOR MANUFACTURING THE SAME AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/002317
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002317
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002317 | Display substrate, method for manufacturing the same and display device | Jun 6, 2018 | Issued |
Array
(
[id] => 14887687
[patent_doc_number] => 10423888
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-24
[patent_title] => Frequency allocation in multi-qubit circuits
[patent_app_type] => utility
[patent_app_number] => 16/002817
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11398
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002817
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002817 | Frequency allocation in multi-qubit circuits | Jun 6, 2018 | Issued |
Array
(
[id] => 14558345
[patent_doc_number] => 10347643
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-09
[patent_title] => Methods of forming integrated assemblies having dielectric regions along conductive structures
[patent_app_type] => utility
[patent_app_number] => 16/002890
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4381
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002890
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002890 | Methods of forming integrated assemblies having dielectric regions along conductive structures | Jun 6, 2018 | Issued |
Array
(
[id] => 14080029
[patent_doc_number] => 20190088902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => DISPLAY BACKPLANE AND MANUFACTURE METHOD THEREOF, DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/994352
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994352
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994352 | Display backplane and manufacture method thereof, display device | May 30, 2018 | Issued |
Array
(
[id] => 13451975
[patent_doc_number] => 20180277530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => METHODS FOR PROCESSING A 3D SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/990626
[patent_app_country] => US
[patent_app_date] => 2018-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 42579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15990626
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/990626 | Methods for processing a 3D semiconductor device | May 25, 2018 | Issued |
Array
(
[id] => 13785693
[patent_doc_number] => 20190006385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/987545
[patent_app_country] => US
[patent_app_date] => 2018-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15987545
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/987545 | Semiconductor devices | May 22, 2018 | Issued |
Array
(
[id] => 13435705
[patent_doc_number] => 20180269395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => CORRELATED ELECTRON SWITCH STRUCTURES AND APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 15/984223
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984223
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984223 | Correlated electron switch structures and applications | May 17, 2018 | Issued |
Array
(
[id] => 16911586
[patent_doc_number] => 11043636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Method for selectively depositing a conductive coating over a patterning coating and device including a conductive coating
[patent_app_type] => utility
[patent_app_number] => 16/613779
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 18386
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16613779
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/613779 | Method for selectively depositing a conductive coating over a patterning coating and device including a conductive coating | May 16, 2018 | Issued |
Array
(
[id] => 14955593
[patent_doc_number] => 10439077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Optical component packaging structure
[patent_app_type] => utility
[patent_app_number] => 15/979708
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6365
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979708
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979708 | Optical component packaging structure | May 14, 2018 | Issued |
Array
(
[id] => 14178323
[patent_doc_number] => 10263184
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-16
[patent_title] => Switching device and non-volatile memory device including the same
[patent_app_type] => utility
[patent_app_number] => 15/977606
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8923
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977606 | Switching device and non-volatile memory device including the same | May 10, 2018 | Issued |
Array
(
[id] => 15196231
[patent_doc_number] => 10495603
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-03
[patent_title] => High performance ISFET with ferroelectric material
[patent_app_type] => utility
[patent_app_number] => 15/977409
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2856
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977409
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977409 | High performance ISFET with ferroelectric material | May 10, 2018 | Issued |
Array
(
[id] => 13420503
[patent_doc_number] => 20180261794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => ORGANIC LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/976975
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976975
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976975 | Organic light emitting device | May 10, 2018 | Issued |
Array
(
[id] => 13629741
[patent_doc_number] => 20180366423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => SEMICONDUCTOR PACKAGE WITH PACKAGE COMPONENTS DISPOSED ON A PACKAGE SUBSTRATE WITHIN A FOOTPRINT OF A DIE
[patent_app_type] => utility
[patent_app_number] => 15/977617
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977617
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977617 | Semiconductor package with package components disposed on a package substrate within a footprint of a die | May 10, 2018 | Issued |
Array
(
[id] => 15823175
[patent_doc_number] => 10636783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Array substrate assembly, method of manufacturing array substrate assembly, display panel and display apparatus
[patent_app_type] => utility
[patent_app_number] => 15/977293
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5823
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977293
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977293 | Array substrate assembly, method of manufacturing array substrate assembly, display panel and display apparatus | May 10, 2018 | Issued |
Array
(
[id] => 15388975
[patent_doc_number] => 10535686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/954305
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8168
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15954305
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/954305 | Semiconductor device and method of forming the same | Apr 15, 2018 | Issued |
Array
(
[id] => 13363733
[patent_doc_number] => 20180233406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => Method of Semiconductor Integrated Circuit Fabrication
[patent_app_type] => utility
[patent_app_number] => 15/953708
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15953708
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/953708 | Method of semiconductor integrated circuit fabrication | Apr 15, 2018 | Issued |
Array
(
[id] => 16560400
[patent_doc_number] => 20210005549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => INTERCONNECTION STRUCTURE AND METHOD OF MANUFACTURING THE SAME, AND ELECTRONIC DEVICE INCLUDING THE INTERCONNECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/969528
[patent_app_country] => US
[patent_app_date] => 2018-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16969528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/969528 | Interconnection structure and method of manufacturing the same, and electronic device including the interconnection structure | Apr 12, 2018 | Issued |