
Tu Tu V Ho
Examiner (ID: 15910, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11273725
[patent_doc_number] => 20160336273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'Method for Displaying Position of Alignment Mark, Array Substrate and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 15/098456
[patent_app_country] => US
[patent_app_date] => 2016-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3126
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098456
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098456 | Method for displaying position of alignment mark, array substrate and manufacturing method thereof | Apr 13, 2016 | Issued |
Array
(
[id] => 11315615
[patent_doc_number] => 20160351725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/098385
[patent_app_country] => US
[patent_app_date] => 2016-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5230
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098385
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098385 | Thin film transistor and method of manufacturing the same | Apr 13, 2016 | Issued |
Array
(
[id] => 11718361
[patent_doc_number] => 20170186860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'Tined Gate to Control Threshold Voltage in a Device Formed of Materials Having Piezoelectric Properties'
[patent_app_type] => utility
[patent_app_number] => 15/098164
[patent_app_country] => US
[patent_app_date] => 2016-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9996
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098164
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098164 | Tined gate to control threshold voltage in a device formed of materials having piezoelectric properties | Apr 12, 2016 | Issued |
Array
(
[id] => 11681534
[patent_doc_number] => 09680069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Light emitting device package, wavelength conversion film, and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/098123
[patent_app_country] => US
[patent_app_date] => 2016-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 39
[patent_no_of_words] => 21004
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15098123
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/098123 | Light emitting device package, wavelength conversion film, and manufacturing method thereof | Apr 12, 2016 | Issued |
Array
(
[id] => 12615555
[patent_doc_number] => 20180097015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => MANUFACTURE METHOD OF ARRAY SUBSTRATE AND ARRAY SUBSTRATE MANUFACTURED BY THE METHOD
[patent_app_type] => utility
[patent_app_number] => 15/105581
[patent_app_country] => US
[patent_app_date] => 2016-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15105581
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/105581 | Manufacture method of array substrate and array substrate manufactured by the method | Apr 7, 2016 | Issued |
Array
(
[id] => 11259343
[patent_doc_number] => 09484247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Semiconductor device having stable structure and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/092678
[patent_app_country] => US
[patent_app_date] => 2016-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 6431
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15092678
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/092678 | Semiconductor device having stable structure and method of manufacturing the same | Apr 6, 2016 | Issued |
Array
(
[id] => 11028808
[patent_doc_number] => 20160225764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/086433
[patent_app_country] => US
[patent_app_date] => 2016-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6100
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15086433
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/086433 | Semiconductor device and manufacturing method thereof | Mar 30, 2016 | Issued |
Array
(
[id] => 11681238
[patent_doc_number] => 09679773
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-13
[patent_title] => 'Method for thermal annealing and a semiconductor device formed by the method'
[patent_app_type] => utility
[patent_app_number] => 15/068762
[patent_app_country] => US
[patent_app_date] => 2016-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 38
[patent_no_of_words] => 21135
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068762
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068762 | Method for thermal annealing and a semiconductor device formed by the method | Mar 13, 2016 | Issued |
Array
(
[id] => 11432044
[patent_doc_number] => 09570369
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-14
[patent_title] => 'Semiconductor package with sidewall-protected RDL interposer and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/068649
[patent_app_country] => US
[patent_app_date] => 2016-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2372
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068649
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068649 | Semiconductor package with sidewall-protected RDL interposer and fabrication method thereof | Mar 13, 2016 | Issued |
Array
(
[id] => 11087653
[patent_doc_number] => 20160284621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'ELECTRONIC COMPONENT AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/068761
[patent_app_country] => US
[patent_app_date] => 2016-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4777
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068761
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068761 | Electronic component and method of manufacturing the same | Mar 13, 2016 | Issued |
Array
(
[id] => 11386048
[patent_doc_number] => 20170012104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'METHOD FOR PRODUCING A HIGH-VOLTAGE TRANSISTOR WITH REDUCED FOOTPRINT, AND CORRESPONDING INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/068732
[patent_app_country] => US
[patent_app_date] => 2016-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2300
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068732
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068732 | METHOD FOR PRODUCING A HIGH-VOLTAGE TRANSISTOR WITH REDUCED FOOTPRINT, AND CORRESPONDING INTEGRATED CIRCUIT | Mar 13, 2016 | Abandoned |
Array
(
[id] => 11645205
[patent_doc_number] => 09666597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-30
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 15/057333
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 6223
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057333
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057333 | Semiconductor memory device | Feb 29, 2016 | Issued |
Array
(
[id] => 11615597
[patent_doc_number] => 09653460
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-16
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/057130
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3181
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057130
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057130 | Semiconductor device and method of fabricating the same | Feb 29, 2016 | Issued |
Array
(
[id] => 11063873
[patent_doc_number] => 20160260835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'TRANSISTOR, METHOD FOR MANUFACTURING TRANSISTOR, SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/057364
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 47400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057364
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057364 | Transistor, method for manufacturing transistor, semiconductor device, and electronic device | Feb 29, 2016 | Issued |
Array
(
[id] => 11467031
[patent_doc_number] => 09583675
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-28
[patent_title] => 'White LED'
[patent_app_type] => utility
[patent_app_number] => 15/057311
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2810
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057311 | White LED | Feb 29, 2016 | Issued |
Array
(
[id] => 11063783
[patent_doc_number] => 20160260745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'DISPLAY PANEL AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/056538
[patent_app_country] => US
[patent_app_date] => 2016-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5057
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15056538
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/056538 | Display panel and display device | Feb 28, 2016 | Issued |
Array
(
[id] => 11615692
[patent_doc_number] => 09653556
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-16
[patent_title] => 'Field plate for high-voltage field effect transistors'
[patent_app_type] => utility
[patent_app_number] => 15/056765
[patent_app_country] => US
[patent_app_date] => 2016-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3973
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15056765
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/056765 | Field plate for high-voltage field effect transistors | Feb 28, 2016 | Issued |
Array
(
[id] => 11681372
[patent_doc_number] => 09679907
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-13
[patent_title] => 'Three-dimensional memory device with charge-trapping-free gate dielectric for top select gate electrode and method of making thereof'
[patent_app_type] => utility
[patent_app_number] => 15/056510
[patent_app_country] => US
[patent_app_date] => 2016-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13567
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15056510
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/056510 | Three-dimensional memory device with charge-trapping-free gate dielectric for top select gate electrode and method of making thereof | Feb 28, 2016 | Issued |
Array
(
[id] => 11638202
[patent_doc_number] => 09660189
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-23
[patent_title] => 'Barrier layer for correlated electron material'
[patent_app_type] => utility
[patent_app_number] => 15/056877
[patent_app_country] => US
[patent_app_date] => 2016-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 12921
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15056877
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/056877 | Barrier layer for correlated electron material | Feb 28, 2016 | Issued |
Array
(
[id] => 11227639
[patent_doc_number] => 09455365
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-27
[patent_title] => 'Optoelectronic switch having a photovoltaic response and associated method of use'
[patent_app_type] => utility
[patent_app_number] => 15/054829
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 54
[patent_no_of_words] => 10016
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054829
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054829 | Optoelectronic switch having a photovoltaic response and associated method of use | Feb 25, 2016 | Issued |