
Tu Tu V. Ho
Examiner (ID: 5391, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2862 |
| Issued Applications | 2634 |
| Pending Applications | 132 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18745597
[patent_doc_number] => 20230354591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => INTEGRATED CIRCUIT LAYOUT AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/346700
[patent_app_country] => US
[patent_app_date] => 2023-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18346700
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/346700 | Integrated circuit layout and method | Jul 2, 2023 | Issued |
Array
(
[id] => 18745615
[patent_doc_number] => 20230354609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => METHOD OF MAKING A THREE-DIMENSIONAL MEMORY DEVICE USING COMPOSITE HARD MASKS FOR FORMATION OF DEEP VIA OPENINGS
[patent_app_type] => utility
[patent_app_number] => 18/346504
[patent_app_country] => US
[patent_app_date] => 2023-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 64858
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18346504
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/346504 | Method of making a three-dimensional memory device using composite hard masks for formation of deep via openings | Jul 2, 2023 | Issued |
Array
(
[id] => 19101046
[patent_doc_number] => 20240120274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/217012
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17083
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18217012
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/217012 | Semiconductor device | Jun 29, 2023 | Issued |
Array
(
[id] => 20177441
[patent_doc_number] => 12396206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => Semiconductor device with shallow contacts and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/216793
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6914
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18216793
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/216793 | Semiconductor device with shallow contacts and method for fabricating the same | Jun 29, 2023 | Issued |
Array
(
[id] => 19484141
[patent_doc_number] => 20240332183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => DIRECT BONDING ON BURIED POWER RAILS
[patent_app_type] => utility
[patent_app_number] => 18/345581
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345581
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345581 | DIRECT BONDING ON BURIED POWER RAILS | Jun 29, 2023 | Pending |
Array
(
[id] => 20776937
[patent_doc_number] => 12660635
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Machine-readable code in integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/341893
[patent_app_country] => US
[patent_app_date] => 2023-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 1115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341893
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341893 | Machine-readable code in integrated circuit | Jun 26, 2023 | Issued |
Array
(
[id] => 18882938
[patent_doc_number] => 20240006307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => INTERCONNECT SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/341111
[patent_app_country] => US
[patent_app_date] => 2023-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341111
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341111 | Interconnect substrate | Jun 25, 2023 | Issued |
Array
(
[id] => 18743482
[patent_doc_number] => 20230352470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => BACK-TO-BACK SOLID STATE LIGHTING DEVICES AND ASSOCIATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/340602
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18340602
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/340602 | Back-to-back solid state lighting devices and associated methods | Jun 22, 2023 | Issued |
Array
(
[id] => 19662118
[patent_doc_number] => 20240429183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/213105
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18213105
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/213105 | ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES | Jun 21, 2023 | Pending |
Array
(
[id] => 18729580
[patent_doc_number] => 20230343876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => Nanowire Stack GAA Device with Inner Spacer and Methods for Producing the Same
[patent_app_type] => utility
[patent_app_number] => 18/332938
[patent_app_country] => US
[patent_app_date] => 2023-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8592
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332938
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332938 | Nanowire stack GAA device with inner spacer and methods for producing the same | Jun 11, 2023 | Issued |
Array
(
[id] => 19844139
[patent_doc_number] => 12256555
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Memory device, semiconductor device, and method of fabricating semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/333498
[patent_app_country] => US
[patent_app_date] => 2023-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 17723
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333498
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333498 | Memory device, semiconductor device, and method of fabricating semiconductor device | Jun 11, 2023 | Issued |
Array
(
[id] => 18696612
[patent_doc_number] => 20230327053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => DISPLAY APPARATUS AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/332769
[patent_app_country] => US
[patent_app_date] => 2023-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16896
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332769
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332769 | Display apparatus and manufacturing method thereof | Jun 11, 2023 | Issued |
Array
(
[id] => 19639634
[patent_doc_number] => 12170249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Semiconductor package including interposer
[patent_app_type] => utility
[patent_app_number] => 18/332494
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 11316
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332494
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332494 | Semiconductor package including interposer | Jun 8, 2023 | Issued |
Array
(
[id] => 20566146
[patent_doc_number] => 12568773
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => Tunable ground connection to Majorana zero modes
[patent_app_type] => utility
[patent_app_number] => 18/332653
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 22
[patent_no_of_words] => 4567
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332653
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332653 | Tunable ground connection to Majorana zero modes | Jun 8, 2023 | Issued |
Array
(
[id] => 19703970
[patent_doc_number] => 12198008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Frequency allocation in multi-qubit circuits
[patent_app_type] => utility
[patent_app_number] => 18/331465
[patent_app_country] => US
[patent_app_date] => 2023-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11398
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18331465
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/331465 | Frequency allocation in multi-qubit circuits | Jun 7, 2023 | Issued |
Array
(
[id] => 19584209
[patent_doc_number] => 12150358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 18/205438
[patent_app_country] => US
[patent_app_date] => 2023-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5886
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18205438
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/205438 | Display device | Jun 1, 2023 | Issued |
Array
(
[id] => 20776927
[patent_doc_number] => 12660625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Semiconductor device and method of making
[patent_app_type] => utility
[patent_app_number] => 18/205030
[patent_app_country] => US
[patent_app_date] => 2023-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15169
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18205030
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/205030 | Semiconductor device and method of making | Jun 1, 2023 | Issued |
Array
(
[id] => 20418319
[patent_doc_number] => 12501623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Formation for memory cells
[patent_app_type] => utility
[patent_app_number] => 18/204773
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204773
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204773 | Formation for memory cells | May 31, 2023 | Issued |
Array
(
[id] => 20776914
[patent_doc_number] => 12660612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => High density backside MIM capacitor
[patent_app_type] => utility
[patent_app_number] => 18/326055
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 0
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18326055
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/326055 | High density backside MIM capacitor | May 30, 2023 | Issued |
Array
(
[id] => 20098144
[patent_doc_number] => 20250228080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-10
[patent_title] => DISPLAY APPARATUS AND METHOD OF FABRICATING DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/690054
[patent_app_country] => US
[patent_app_date] => 2023-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18690054
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/690054 | DISPLAY APPARATUS AND METHOD OF FABRICATING DISPLAY APPARATUS | May 29, 2023 | Pending |