
Tu Tu V. Ho
Examiner (ID: 5391, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2862 |
| Issued Applications | 2634 |
| Pending Applications | 132 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20793026
[patent_doc_number] => 12666960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Metal-insulator-silicide capacitors
[patent_app_type] => utility
[patent_app_number] => 18/324400
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 27
[patent_no_of_words] => 1075
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18324400
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/324400 | Metal-insulator-silicide capacitors | May 25, 2023 | Issued |
Array
(
[id] => 20416869
[patent_doc_number] => 12500164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Semiconductor circuit for memory device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/320390
[patent_app_country] => US
[patent_app_date] => 2023-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320390 | Semiconductor circuit for memory device and method of manufacturing the same | May 18, 2023 | Issued |
Array
(
[id] => 18631864
[patent_doc_number] => 20230290769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING CUMULATIVE SEALING STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/319137
[patent_app_country] => US
[patent_app_date] => 2023-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18319137
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/319137 | Semiconductor device including cumulative sealing structures | May 16, 2023 | Issued |
Array
(
[id] => 20668878
[patent_doc_number] => 12610669
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-21
[patent_title] => Electronic device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/317567
[patent_app_country] => US
[patent_app_date] => 2023-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18317567
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/317567 | Electronic device and method for manufacturing the same | May 14, 2023 | Issued |
Array
(
[id] => 20205647
[patent_doc_number] => 12408444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Semiconductor device structure with fuse and resistor and method for preparing the same
[patent_app_type] => utility
[patent_app_number] => 18/143706
[patent_app_country] => US
[patent_app_date] => 2023-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 5800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18143706
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/143706 | Semiconductor device structure with fuse and resistor and method for preparing the same | May 4, 2023 | Issued |
Array
(
[id] => 18601823
[patent_doc_number] => 20230276628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/312782
[patent_app_country] => US
[patent_app_date] => 2023-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9110
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18312782
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/312782 | Nonvolatile memory device and method for fabricating the same | May 4, 2023 | Issued |
Array
(
[id] => 18600279
[patent_doc_number] => 20230275080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/312219
[patent_app_country] => US
[patent_app_date] => 2023-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18312219
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/312219 | Integrated circuit device | May 3, 2023 | Issued |
Array
(
[id] => 18586063
[patent_doc_number] => 20230268328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => METHOD FOR FABRICATING ELECTRONIC PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/309756
[patent_app_country] => US
[patent_app_date] => 2023-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3608
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18309756
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/309756 | Method for fabricating electronic package | Apr 27, 2023 | Issued |
Array
(
[id] => 18570562
[patent_doc_number] => 20230260899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/308643
[patent_app_country] => US
[patent_app_date] => 2023-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18308643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/308643 | Semiconductor package and manufacturing method thereof | Apr 26, 2023 | Issued |
Array
(
[id] => 19054724
[patent_doc_number] => 20240096693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SELECTIVE ILD DEPOSITION FOR FULLY ALIGNED VIA WITH AIRGAP
[patent_app_type] => utility
[patent_app_number] => 18/139199
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18139199
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/139199 | Selective ILD deposition for fully aligned via with airgap | Apr 24, 2023 | Issued |
Array
(
[id] => 20237679
[patent_doc_number] => 20250294998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-18
[patent_title] => DISPLAY SUBSTRATE, DISPLAY PANEL, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/703817
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18703817
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/703817 | DISPLAY SUBSTRATE, DISPLAY PANEL, AND DISPLAY DEVICE | Apr 24, 2023 | Pending |
Array
(
[id] => 19260960
[patent_doc_number] => 12021026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Package structure and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/306227
[patent_app_country] => US
[patent_app_date] => 2023-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 9014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18306227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/306227 | Package structure and method of fabricating the same | Apr 23, 2023 | Issued |
Array
(
[id] => 18572655
[patent_doc_number] => 20230262993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => NON-VOLATILE MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/304335
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4281
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18304335
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/304335 | Non-volatile memory device and manufacturing method thereof | Apr 19, 2023 | Issued |
Array
(
[id] => 19531824
[patent_doc_number] => 20240355726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => BACK-END-OF-LINE CMOS INVERTER HAVING TWIN CHANNELS AND ONE GATE ELECTRODE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/302960
[patent_app_country] => US
[patent_app_date] => 2023-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/302960 | Back-end-of-line CMOS inverter having twin channels and one gate electrode and methods of forming the same | Apr 18, 2023 | Issued |
Array
(
[id] => 18729392
[patent_doc_number] => 20230343688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => POWER SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 18/302825
[patent_app_country] => US
[patent_app_date] => 2023-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302825
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/302825 | Power semiconductor module | Apr 18, 2023 | Issued |
Array
(
[id] => 19488934
[patent_doc_number] => 12108680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/135758
[patent_app_country] => US
[patent_app_date] => 2023-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4114
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135758
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/135758 | Semiconductor device and method for fabricating the same | Apr 17, 2023 | Issued |
Array
(
[id] => 19229661
[patent_doc_number] => 12009305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Semiconductor device and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/302101
[patent_app_country] => US
[patent_app_date] => 2023-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 10162
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/302101 | Semiconductor device and method for forming the same | Apr 17, 2023 | Issued |
Array
(
[id] => 19130923
[patent_doc_number] => 20240136276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE HAVING HIGH BREAKDOWN VOLTAGE CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 18/299281
[patent_app_country] => US
[patent_app_date] => 2023-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18299281
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/299281 | Semiconductor device having high breakdown voltage capacitor | Apr 11, 2023 | Issued |
Array
(
[id] => 19130923
[patent_doc_number] => 20240136276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE HAVING HIGH BREAKDOWN VOLTAGE CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 18/299281
[patent_app_country] => US
[patent_app_date] => 2023-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18299281
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/299281 | Semiconductor device having high breakdown voltage capacitor | Apr 11, 2023 | Issued |
Array
(
[id] => 19515772
[patent_doc_number] => 20240347458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/299043
[patent_app_country] => US
[patent_app_date] => 2023-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18299043
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/299043 | Semiconductor device and method of manufacturing the same | Apr 10, 2023 | Issued |