
Tu Tu V Ho
Examiner (ID: 15910, Phone: (571)272-1778 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19183806
[patent_doc_number] => 11990407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Semiconductor device and wiring structure
[patent_app_type] => utility
[patent_app_number] => 18/056684
[patent_app_country] => US
[patent_app_date] => 2022-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 10191
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18056684
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/056684 | Semiconductor device and wiring structure | Nov 16, 2022 | Issued |
Array
(
[id] => 19443358
[patent_doc_number] => 12093627
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Semiconductor device, and method of forming same
[patent_app_type] => utility
[patent_app_number] => 18/053602
[patent_app_country] => US
[patent_app_date] => 2022-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10730
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18053602
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/053602 | Semiconductor device, and method of forming same | Nov 7, 2022 | Issued |
Array
(
[id] => 18363347
[patent_doc_number] => 20230144938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => MEMORY CELL ARRAY INCLUDING PARTITIONED DUAL LINE STRUCTURE AND DESIGN METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/052412
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18052412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/052412 | MEMORY CELL ARRAY INCLUDING PARTITIONED DUAL LINE STRUCTURE AND DESIGN METHOD THEREOF | Nov 2, 2022 | Pending |
Array
(
[id] => 19305727
[patent_doc_number] => 20240234307
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/048858
[patent_app_country] => US
[patent_app_date] => 2022-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18048858
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/048858 | Device and method of manufacturing the same | Oct 23, 2022 | Issued |
Array
(
[id] => 19305727
[patent_doc_number] => 20240234307
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/048858
[patent_app_country] => US
[patent_app_date] => 2022-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18048858
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/048858 | Device and method of manufacturing the same | Oct 23, 2022 | Issued |
Array
(
[id] => 19314589
[patent_doc_number] => 12040416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Far-infrared sensor packaging structure
[patent_app_type] => utility
[patent_app_number] => 17/955854
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6457
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955854
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955854 | Far-infrared sensor packaging structure | Sep 28, 2022 | Issued |
Array
(
[id] => 18774367
[patent_doc_number] => 20230369198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => INTEGRATED CIRCUIT (IC) DIE COMPRISING GALVANIC ISOLATION CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 17/936316
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17936316
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/936316 | INTEGRATED CIRCUIT (IC) DIE COMPRISING GALVANIC ISOLATION CAPACITOR | Sep 27, 2022 | Pending |
Array
(
[id] => 19071181
[patent_doc_number] => 20240105607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => BURIED POWER RAIL DIRECTLY CONTACTING BACKSIDE POWER DELIVERY NETWORK
[patent_app_type] => utility
[patent_app_number] => 17/935331
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17935331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/935331 | BURIED POWER RAIL DIRECTLY CONTACTING BACKSIDE POWER DELIVERY NETWORK | Sep 25, 2022 | Pending |
Array
(
[id] => 18983650
[patent_doc_number] => 11908839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => 3D semiconductor device, structure and methods with connectivity structures
[patent_app_type] => utility
[patent_app_number] => 17/947752
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 76
[patent_no_of_words] => 24971
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17947752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/947752 | 3D semiconductor device, structure and methods with connectivity structures | Sep 18, 2022 | Issued |
Array
(
[id] => 19054824
[patent_doc_number] => 20240096793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => NON-PLANAR METAL-INSULATOR-METAL STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/933078
[patent_app_country] => US
[patent_app_date] => 2022-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6118
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17933078
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/933078 | NON-PLANAR METAL-INSULATOR-METAL STRUCTURE | Sep 15, 2022 | Pending |
Array
(
[id] => 19054832
[patent_doc_number] => 20240096801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => POWER DELIVERY NETWORK HAVING SUPER VIAS IN AN INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/932327
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5549
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932327 | POWER DELIVERY NETWORK HAVING SUPER VIAS IN AN INTEGRATED CIRCUIT | Sep 14, 2022 | Pending |
Array
(
[id] => 19023144
[patent_doc_number] => 20240079315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => VIA ANCHOR PROFILE CONTROL
[patent_app_type] => utility
[patent_app_number] => 17/901442
[patent_app_country] => US
[patent_app_date] => 2022-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17901442
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/901442 | Via anchor profile control | Aug 31, 2022 | Issued |
Array
(
[id] => 19007835
[patent_doc_number] => 20240071906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/900587
[patent_app_country] => US
[patent_app_date] => 2022-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17900587
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/900587 | Semiconductor structure and manufacturing method thereof | Aug 30, 2022 | Issued |
Array
(
[id] => 19008094
[patent_doc_number] => 20240072165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => SEMICONDUCTOR DEVICE WITH SHALLOW CONTACTS AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/897898
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17897898
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/897898 | Semiconductor device with shallow contacts and method for fabricating the same | Aug 28, 2022 | Issued |
Array
(
[id] => 19007750
[patent_doc_number] => 20240071821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => SEMICONDUCTOR ELEMENT AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/821479
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4548
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17821479
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/821479 | Semiconductor element and method for manufacturing the same | Aug 22, 2022 | Issued |
Array
(
[id] => 20177395
[patent_doc_number] => 12396160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => Method for fabricating semiconductor structure and semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/892135
[patent_app_country] => US
[patent_app_date] => 2022-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 0
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17892135
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/892135 | Method for fabricating semiconductor structure and semiconductor structure | Aug 21, 2022 | Issued |
Array
(
[id] => 18743417
[patent_doc_number] => 20230352405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => INTEGRATED CIRCUIT DEVICES INCLUDING METAL LINES SPACED APART FROM METAL VIAS, AND RELATED FABRICATION METHODS
[patent_app_type] => utility
[patent_app_number] => 17/820949
[patent_app_country] => US
[patent_app_date] => 2022-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7786
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17820949
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/820949 | Integrated circuit devices including metal lines spaced apart from metal vias, and related fabrication methods | Aug 18, 2022 | Issued |
Array
(
[id] => 18977215
[patent_doc_number] => 20240057307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/887533
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887533
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887533 | Semiconductor device and method of forming the same | Aug 14, 2022 | Issued |
Array
(
[id] => 19199202
[patent_doc_number] => 11996451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Semiconductor device with ferroelectric aluminum nitride
[patent_app_type] => utility
[patent_app_number] => 17/885456
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 6450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/885456 | Semiconductor device with ferroelectric aluminum nitride | Aug 9, 2022 | Issued |
Array
(
[id] => 18040051
[patent_doc_number] => 20220384268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SEMICONDUCTOR DEVICE WITH ELONGATED PATTERN
[patent_app_type] => utility
[patent_app_number] => 17/885410
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885410
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/885410 | Semiconductor device with elongated pattern | Aug 9, 2022 | Issued |