
Tu Tu V. Ho
Examiner (ID: 15910)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6507852
[patent_doc_number] => 20100219499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/599706
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4224
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20100219499.pdf
[firstpage_image] =>[orig_patent_app_number] => 12599706
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/599706 | Semiconductor device and manufacturing method of the same | Apr 13, 2008 | Issued |
Array
(
[id] => 24834
[patent_doc_number] => 07795642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-14
[patent_title] => 'III-nitride devices with recessed gates'
[patent_app_type] => utility
[patent_app_number] => 12/102340
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 32
[patent_no_of_words] => 5079
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/795/07795642.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102340
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102340 | III-nitride devices with recessed gates | Apr 13, 2008 | Issued |
Array
(
[id] => 5414942
[patent_doc_number] => 20090040829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-12
[patent_title] => 'LATERAL POCKET IMPLANT CHARGE TRAPPING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/102410
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 7919
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20090040829.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102410
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102410 | Lateral pocket implant charge trapping devices | Apr 13, 2008 | Issued |
Array
(
[id] => 5345
[patent_doc_number] => 07812339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-12
[patent_title] => 'Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures'
[patent_app_type] => utility
[patent_app_number] => 12/102305
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 38
[patent_no_of_words] => 7693
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812339.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102305
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102305 | Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures | Apr 13, 2008 | Issued |
Array
(
[id] => 8470221
[patent_doc_number] => 08299399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Device for connecting metal sheet at the edges'
[patent_app_type] => utility
[patent_app_number] => 12/598496
[patent_app_country] => US
[patent_app_date] => 2008-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2035
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12598496
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/598496 | Device for connecting metal sheet at the edges | Apr 9, 2008 | Issued |
Array
(
[id] => 7802714
[patent_doc_number] => 08130991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-06
[patent_title] => 'Hearing instrument with linearized output stage'
[patent_app_type] => utility
[patent_app_number] => 12/081125
[patent_app_country] => US
[patent_app_date] => 2008-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2874
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/130/08130991.pdf
[firstpage_image] =>[orig_patent_app_number] => 12081125
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/081125 | Hearing instrument with linearized output stage | Apr 9, 2008 | Issued |
Array
(
[id] => 4843259
[patent_doc_number] => 20080179667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'SUB-LITHOGRAPHIC GATE LENGTH TRANSISTOR USING SELF-ASSEMBLING POLYMERS'
[patent_app_type] => utility
[patent_app_number] => 12/099435
[patent_app_country] => US
[patent_app_date] => 2008-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6429
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20080179667.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099435
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099435 | Sub-lithographic gate length transistor using self-assembling polymers | Apr 7, 2008 | Issued |
Array
(
[id] => 4583189
[patent_doc_number] => 07834431
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-16
[patent_title] => 'Leadframe for packaged electronic device with enhanced mold locking capability'
[patent_app_type] => utility
[patent_app_number] => 12/099446
[patent_app_country] => US
[patent_app_date] => 2008-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2717
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/834/07834431.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099446
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099446 | Leadframe for packaged electronic device with enhanced mold locking capability | Apr 7, 2008 | Issued |
Array
(
[id] => 14605
[patent_doc_number] => 07804119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-28
[patent_title] => 'Device structures with a hyper-abrupt P-N junction, methods of forming a hyper-abrupt P-N junction, and design structures for an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/099316
[patent_app_country] => US
[patent_app_date] => 2008-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 8583
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/804/07804119.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099316
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099316 | Device structures with a hyper-abrupt P-N junction, methods of forming a hyper-abrupt P-N junction, and design structures for an integrated circuit | Apr 7, 2008 | Issued |
Array
(
[id] => 112697
[patent_doc_number] => 07719026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Un-assisted, low-trigger and high-holding voltage SCR'
[patent_app_type] => utility
[patent_app_number] => 12/098546
[patent_app_country] => US
[patent_app_date] => 2008-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3207
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/719/07719026.pdf
[firstpage_image] =>[orig_patent_app_number] => 12098546
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/098546 | Un-assisted, low-trigger and high-holding voltage SCR | Apr 6, 2008 | Issued |
Array
(
[id] => 4577894
[patent_doc_number] => 07825398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Memory cell having improved mechanical stability'
[patent_app_type] => utility
[patent_app_number] => 12/098556
[patent_app_country] => US
[patent_app_date] => 2008-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 8334
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/825/07825398.pdf
[firstpage_image] =>[orig_patent_app_number] => 12098556
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/098556 | Memory cell having improved mechanical stability | Apr 6, 2008 | Issued |
Array
(
[id] => 7597738
[patent_doc_number] => 07618839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-17
[patent_title] => 'Pinned photodiode structure and method of formation'
[patent_app_type] => utility
[patent_app_number] => 12/078856
[patent_app_country] => US
[patent_app_date] => 2008-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 31
[patent_no_of_words] => 19804
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/618/07618839.pdf
[firstpage_image] =>[orig_patent_app_number] => 12078856
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/078856 | Pinned photodiode structure and method of formation | Apr 6, 2008 | Issued |
Array
(
[id] => 4577128
[patent_doc_number] => 07830010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-09
[patent_title] => 'Surface treatment for selective metal cap applications'
[patent_app_type] => utility
[patent_app_number] => 12/062130
[patent_app_country] => US
[patent_app_date] => 2008-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 7074
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/830/07830010.pdf
[firstpage_image] =>[orig_patent_app_number] => 12062130
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/062130 | Surface treatment for selective metal cap applications | Apr 2, 2008 | Issued |
Array
(
[id] => 4717956
[patent_doc_number] => 20080240478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-02
[patent_title] => 'Method for adjusting a hearing device with a standardization of processing values'
[patent_app_type] => utility
[patent_app_number] => 12/079684
[patent_app_country] => US
[patent_app_date] => 2008-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2109
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0240/20080240478.pdf
[firstpage_image] =>[orig_patent_app_number] => 12079684
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/079684 | Method for adjusting a hearing device with a standardization of processing values | Mar 27, 2008 | Issued |
Array
(
[id] => 5545
[patent_doc_number] => 07812433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-12
[patent_title] => 'Package structure and electronic device using the same'
[patent_app_type] => utility
[patent_app_number] => 12/078076
[patent_app_country] => US
[patent_app_date] => 2008-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1794
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812433.pdf
[firstpage_image] =>[orig_patent_app_number] => 12078076
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/078076 | Package structure and electronic device using the same | Mar 26, 2008 | Issued |
Array
(
[id] => 8317772
[patent_doc_number] => 08232552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-31
[patent_title] => 'Noncrystalline oxide semiconductor thin film, process for producing the noncrystalline oxide semiconductor thin film, process for producing thin-film transistor, field-effect-transistor, light emitting device, display device, and sputtering target'
[patent_app_type] => utility
[patent_app_number] => 12/593045
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 19721
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12593045
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/593045 | Noncrystalline oxide semiconductor thin film, process for producing the noncrystalline oxide semiconductor thin film, process for producing thin-film transistor, field-effect-transistor, light emitting device, display device, and sputtering target | Mar 25, 2008 | Issued |
Array
(
[id] => 4859413
[patent_doc_number] => 20080268263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'SOI substrate and manufacturing method of the same, and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/076995
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 16799
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20080268263.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076995
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076995 | SOI substrate and manufacturing method of the same, and semiconductor device | Mar 25, 2008 | Issued |
Array
(
[id] => 4679836
[patent_doc_number] => 20080246062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-09
[patent_title] => 'Semiconductor based controllable high resistance device'
[patent_app_type] => utility
[patent_app_number] => 12/076906
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1323
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20080246062.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076906
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076906 | Semiconductor based controllable high resistance device | Mar 24, 2008 | Abandoned |
Array
(
[id] => 5401441
[patent_doc_number] => 20090236754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM WITH STACKING MODULE'
[patent_app_type] => utility
[patent_app_number] => 12/053760
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4711
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20090236754.pdf
[firstpage_image] =>[orig_patent_app_number] => 12053760
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/053760 | Integrated circuit package system with stacking module | Mar 23, 2008 | Issued |
Array
(
[id] => 5401440
[patent_doc_number] => 20090236753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM FOR STACKABLE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/052910
[patent_app_country] => US
[patent_app_date] => 2008-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20090236753.pdf
[firstpage_image] =>[orig_patent_app_number] => 12052910
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/052910 | Integrated circuit package system for stackable devices | Mar 20, 2008 | Issued |