
Tu Tu V. Ho
Examiner (ID: 15910)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2804 |
| Issued Applications | 2592 |
| Pending Applications | 124 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 197518
[patent_doc_number] => 07638835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-29
[patent_title] => 'Double density NROM with nitride strips (DDNS)'
[patent_app_type] => utility
[patent_app_number] => 11/646430
[patent_app_country] => US
[patent_app_date] => 2006-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 13307
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/638/07638835.pdf
[firstpage_image] =>[orig_patent_app_number] => 11646430
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/646430 | Double density NROM with nitride strips (DDNS) | Dec 27, 2006 | Issued |
Array
(
[id] => 4974737
[patent_doc_number] => 20070215967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-20
[patent_title] => 'System and method for reducing critical current of magnetic random access memory'
[patent_app_type] => utility
[patent_app_number] => 11/645550
[patent_app_country] => US
[patent_app_date] => 2006-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2971
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20070215967.pdf
[firstpage_image] =>[orig_patent_app_number] => 11645550
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/645550 | System and method for reducing critical current of magnetic random access memory | Dec 26, 2006 | Abandoned |
Array
(
[id] => 5043646
[patent_doc_number] => 20070262317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Poly-silicon thin film transistor array substrate and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/645770
[patent_app_country] => US
[patent_app_date] => 2006-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5685
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262317.pdf
[firstpage_image] =>[orig_patent_app_number] => 11645770
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/645770 | Poly-silicon thin film transistor array substrate and method for fabricating the same | Dec 26, 2006 | Issued |
Array
(
[id] => 4876739
[patent_doc_number] => 20080150122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Routing density through asymmetric array of vias'
[patent_app_type] => utility
[patent_app_number] => 11/645820
[patent_app_country] => US
[patent_app_date] => 2006-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2972
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20080150122.pdf
[firstpage_image] =>[orig_patent_app_number] => 11645820
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/645820 | Routing density through asymmetric array of vias | Dec 25, 2006 | Abandoned |
Array
(
[id] => 4876692
[patent_doc_number] => 20080150075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Method and resultant structure for floating body memory on bulk wafer'
[patent_app_type] => utility
[patent_app_number] => 11/644500
[patent_app_country] => US
[patent_app_date] => 2006-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3036
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20080150075.pdf
[firstpage_image] =>[orig_patent_app_number] => 11644500
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/644500 | Method and resultant structure for floating body memory on bulk wafer | Dec 21, 2006 | Issued |
Array
(
[id] => 4775954
[patent_doc_number] => 20080283952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'Semiconductor Package, Method of Fabricating the Same and Semiconductor Package Module For Image Sensor'
[patent_app_type] => utility
[patent_app_number] => 12/091285
[patent_app_country] => US
[patent_app_date] => 2006-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 8119
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20080283952.pdf
[firstpage_image] =>[orig_patent_app_number] => 12091285
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/091285 | Semiconductor Package, Method of Fabricating the Same and Semiconductor Package Module For Image Sensor | Dec 21, 2006 | Abandoned |
Array
(
[id] => 4876597
[patent_doc_number] => 20080149980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Semiconductor devices and methods of manufacture thereof'
[patent_app_type] => utility
[patent_app_number] => 11/644090
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6859
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20080149980.pdf
[firstpage_image] =>[orig_patent_app_number] => 11644090
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/644090 | Semiconductor devices and methods of manufacture thereof | Dec 20, 2006 | Issued |
Array
(
[id] => 928480
[patent_doc_number] => 07314790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-01
[patent_title] => 'Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain'
[patent_app_type] => utility
[patent_app_number] => 11/612309
[patent_app_country] => US
[patent_app_date] => 2006-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 6051
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/314/07314790.pdf
[firstpage_image] =>[orig_patent_app_number] => 11612309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/612309 | Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain | Dec 17, 2006 | Issued |
Array
(
[id] => 5193932
[patent_doc_number] => 20070082416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-12
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/610240
[patent_app_country] => US
[patent_app_date] => 2006-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2784
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20070082416.pdf
[firstpage_image] =>[orig_patent_app_number] => 11610240
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/610240 | Semiconductor device | Dec 12, 2006 | Issued |
Array
(
[id] => 4518010
[patent_doc_number] => 07911057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-22
[patent_title] => 'Bumpless flip-chip assembly with a complaint interposer contractor'
[patent_app_type] => utility
[patent_app_number] => 12/095155
[patent_app_country] => US
[patent_app_date] => 2006-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4025
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/911/07911057.pdf
[firstpage_image] =>[orig_patent_app_number] => 12095155
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/095155 | Bumpless flip-chip assembly with a complaint interposer contractor | Nov 28, 2006 | Issued |
Array
(
[id] => 4849496
[patent_doc_number] => 20080315238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'Porous Circuitry Material for Led Submounts'
[patent_app_type] => utility
[patent_app_number] => 12/097355
[patent_app_country] => US
[patent_app_date] => 2006-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4816
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20080315238.pdf
[firstpage_image] =>[orig_patent_app_number] => 12097355
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/097355 | Porous Circuitry Material for Led Submounts | Nov 27, 2006 | Abandoned |
Array
(
[id] => 4499062
[patent_doc_number] => 07948002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'Light emitting element'
[patent_app_type] => utility
[patent_app_number] => 12/094206
[patent_app_country] => US
[patent_app_date] => 2006-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6187
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/948/07948002.pdf
[firstpage_image] =>[orig_patent_app_number] => 12094206
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/094206 | Light emitting element | Nov 20, 2006 | Issued |
Array
(
[id] => 6350898
[patent_doc_number] => 20100086168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-08
[patent_title] => 'SPEAKER DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/514872
[patent_app_country] => US
[patent_app_date] => 2006-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11450
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20100086168.pdf
[firstpage_image] =>[orig_patent_app_number] => 12514872
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/514872 | Speaker device | Nov 16, 2006 | Issued |
Array
(
[id] => 844068
[patent_doc_number] => 07388265
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-17
[patent_title] => 'Thin film transistor and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/598844
[patent_app_country] => US
[patent_app_date] => 2006-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 8042
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/388/07388265.pdf
[firstpage_image] =>[orig_patent_app_number] => 11598844
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/598844 | Thin film transistor and fabrication method thereof | Nov 12, 2006 | Issued |
Array
(
[id] => 4789538
[patent_doc_number] => 20080290511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'Chip Assembly and Method of Manufacturing Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/093336
[patent_app_country] => US
[patent_app_date] => 2006-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5212
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20080290511.pdf
[firstpage_image] =>[orig_patent_app_number] => 12093336
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/093336 | Chip Assembly and Method of Manufacturing Thereof | Nov 6, 2006 | Abandoned |
Array
(
[id] => 122796
[patent_doc_number] => 07709923
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-04
[patent_title] => 'Metal-base nanowire transistor'
[patent_app_type] => utility
[patent_app_number] => 12/093790
[patent_app_country] => US
[patent_app_date] => 2006-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2425
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/709/07709923.pdf
[firstpage_image] =>[orig_patent_app_number] => 12093790
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/093790 | Metal-base nanowire transistor | Oct 28, 2006 | Issued |
Array
(
[id] => 869585
[patent_doc_number] => 07365384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Trench buried bit line memory devices and methods thereof'
[patent_app_type] => utility
[patent_app_number] => 11/588748
[patent_app_country] => US
[patent_app_date] => 2006-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7562
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/365/07365384.pdf
[firstpage_image] =>[orig_patent_app_number] => 11588748
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/588748 | Trench buried bit line memory devices and methods thereof | Oct 26, 2006 | Issued |
Array
(
[id] => 4564210
[patent_doc_number] => 07838945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-23
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/093666
[patent_app_country] => US
[patent_app_date] => 2006-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 50
[patent_no_of_words] => 10393
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/838/07838945.pdf
[firstpage_image] =>[orig_patent_app_number] => 12093666
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/093666 | Semiconductor device and manufacturing method thereof | Oct 17, 2006 | Issued |
Array
(
[id] => 586925
[patent_doc_number] => 07446337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-04
[patent_title] => 'Thin film transistor substrate using a horizontal electric field'
[patent_app_type] => utility
[patent_app_number] => 11/544748
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7534
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/446/07446337.pdf
[firstpage_image] =>[orig_patent_app_number] => 11544748
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/544748 | Thin film transistor substrate using a horizontal electric field | Oct 9, 2006 | Issued |
Array
(
[id] => 7540243
[patent_doc_number] => 08058086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-15
[patent_title] => 'Self-organized pin-type nanostructures, and production thereof on silicon'
[patent_app_type] => utility
[patent_app_number] => 12/089724
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 5853
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/058/08058086.pdf
[firstpage_image] =>[orig_patent_app_number] => 12089724
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/089724 | Self-organized pin-type nanostructures, and production thereof on silicon | Oct 9, 2006 | Issued |