
Tuan A. Hoang
Examiner (ID: 16395, Phone: (571)270-0406 , Office: P/2896 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822, 2898, 2896 |
| Total Applications | 553 |
| Issued Applications | 361 |
| Pending Applications | 92 |
| Abandoned Applications | 131 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18600293
[patent_doc_number] => 20230275094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => Fin Field-Effect Transistor Device and Method
[patent_app_type] => utility
[patent_app_number] => 18/312742
[patent_app_country] => US
[patent_app_date] => 2023-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18312742
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/312742 | Fin Field-Effect Transistor Device and Method | May 4, 2023 | Pending |
Array
(
[id] => 19544235
[patent_doc_number] => 20240361271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => FLOATING GATE BIOSENSOR
[patent_app_type] => utility
[patent_app_number] => 18/306678
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18306678
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/306678 | FLOATING GATE BIOSENSOR | Apr 24, 2023 | Pending |
Array
(
[id] => 19544235
[patent_doc_number] => 20240361271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => FLOATING GATE BIOSENSOR
[patent_app_type] => utility
[patent_app_number] => 18/306678
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18306678
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/306678 | FLOATING GATE BIOSENSOR | Apr 24, 2023 | Pending |
Array
(
[id] => 19531923
[patent_doc_number] => 20240355825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/136485
[patent_app_country] => US
[patent_app_date] => 2023-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6372
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18136485
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/136485 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Apr 18, 2023 | Pending |
Array
(
[id] => 18540923
[patent_doc_number] => 20230246034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => METAL OXIDE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/134117
[patent_app_country] => US
[patent_app_date] => 2023-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18134117
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/134117 | Metal oxide and semiconductor device | Apr 12, 2023 | Issued |
Array
(
[id] => 18540923
[patent_doc_number] => 20230246034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => METAL OXIDE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/134117
[patent_app_country] => US
[patent_app_date] => 2023-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18134117
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/134117 | Metal oxide and semiconductor device | Apr 12, 2023 | Issued |
Array
(
[id] => 18661385
[patent_doc_number] => 20230307399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => Interconnect Structures, Packaged Semiconductor Devices, and Methods of Packaging Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 18/297807
[patent_app_country] => US
[patent_app_date] => 2023-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10990
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18297807
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/297807 | Interconnect Structures, Packaged Semiconductor Devices, and Methods of Packaging Semiconductor Devices | Apr 9, 2023 | Pending |
Array
(
[id] => 18555461
[patent_doc_number] => 20230253478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => DIELECTRIC INNER SPACERS IN MULTI-GATE FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/297824
[patent_app_country] => US
[patent_app_date] => 2023-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18297824
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/297824 | Dielectric inner spacers in multi-gate field-effect transistors | Apr 9, 2023 | Issued |
Array
(
[id] => 18555461
[patent_doc_number] => 20230253478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => DIELECTRIC INNER SPACERS IN MULTI-GATE FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/297824
[patent_app_country] => US
[patent_app_date] => 2023-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18297824
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/297824 | Dielectric inner spacers in multi-gate field-effect transistors | Apr 9, 2023 | Issued |
Array
(
[id] => 19484378
[patent_doc_number] => 20240332420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/192146
[patent_app_country] => US
[patent_app_date] => 2023-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12689
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18192146
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/192146 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Mar 28, 2023 | Pending |
Array
(
[id] => 19086387
[patent_doc_number] => 20240113188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/190444
[patent_app_country] => US
[patent_app_date] => 2023-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18190444
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/190444 | INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR FABRICATING THE SAME | Mar 26, 2023 | Pending |
Array
(
[id] => 19086387
[patent_doc_number] => 20240113188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/190444
[patent_app_country] => US
[patent_app_date] => 2023-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18190444
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/190444 | INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR FABRICATING THE SAME | Mar 26, 2023 | Pending |
Array
(
[id] => 19071346
[patent_doc_number] => 20240105772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => INTEGRATED CIRCUIT STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/188234
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18188234
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/188234 | INTEGRATED CIRCUIT STRUCTURE AND MANUFACTURING METHOD THEREOF | Mar 21, 2023 | Pending |
Array
(
[id] => 19161308
[patent_doc_number] => 20240154015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => SEMICONDUCTOR DEVICE WITH BACKSIDE INTERCONNECTION AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/187847
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18187847
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/187847 | SEMICONDUCTOR DEVICE WITH BACKSIDE INTERCONNECTION AND METHOD FOR FORMING THE SAME | Mar 21, 2023 | Pending |
Array
(
[id] => 19161308
[patent_doc_number] => 20240154015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => SEMICONDUCTOR DEVICE WITH BACKSIDE INTERCONNECTION AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/187847
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18187847
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/187847 | SEMICONDUCTOR DEVICE WITH BACKSIDE INTERCONNECTION AND METHOD FOR FORMING THE SAME | Mar 21, 2023 | Pending |
Array
(
[id] => 19055070
[patent_doc_number] => 20240097039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => Crystallization of High-K Dielectric Layer
[patent_app_type] => utility
[patent_app_number] => 18/188314
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18188314
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/188314 | Crystallization of High-K Dielectric Layer | Mar 21, 2023 | Pending |
Array
(
[id] => 20091052
[patent_doc_number] => 20250220988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/123653
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18123653
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/123653 | SEMICONDUCTOR DEVICES | Mar 19, 2023 | Issued |
Array
(
[id] => 19468287
[patent_doc_number] => 20240321957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => FLEXIBLE SELF-ALIGNED POWER VIA SHAPE WITH GATE CUT FIRST
[patent_app_type] => utility
[patent_app_number] => 18/186227
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18186227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/186227 | FLEXIBLE SELF-ALIGNED POWER VIA SHAPE WITH GATE CUT FIRST | Mar 19, 2023 | Pending |
Array
(
[id] => 20091052
[patent_doc_number] => 20250220988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/123653
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18123653
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/123653 | SEMICONDUCTOR DEVICES | Mar 19, 2023 | Issued |
Array
(
[id] => 19452713
[patent_doc_number] => 20240312843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => Fin Isolation Regions With Improved Depth Distribution and Methods Forming the Same
[patent_app_type] => utility
[patent_app_number] => 18/184024
[patent_app_country] => US
[patent_app_date] => 2023-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18184024
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/184024 | Fin Isolation Regions With Improved Depth Distribution and Methods Forming the Same | Mar 14, 2023 | Pending |