Tuan Thieu Lam

Array ( [id] => 20124991 [patent_doc_number] => 20250240022 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => DIGITAL DELAY LINE OF A MEMORY SYSTEM AND METHOD OF ADJUSTING TIMING OF CLOCKS USING THEREOF [patent_app_type] => utility [patent_app_number] => 18/887293 [patent_app_country] => US [patent_app_date] => 2024-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -10 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18887293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20322895 [patent_doc_number] => 20250334983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-30 [patent_title] => CONTROLLING SYSTEM IN VOLTAGE CHIP AND SERVER [patent_app_type] => utility [patent_app_number] => 18/828767 [patent_app_country] => US [patent_app_date] => 2024-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18828767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19836393 [patent_doc_number] => 20250088179 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-13 [patent_title] => VOLTAGE LEVEL SHIFTER [patent_app_type] => utility [patent_app_number] => 18/824926 [patent_app_country] => US [patent_app_date] => 2024-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6597 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 392 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18824926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19574888 [patent_doc_number] => 20240379180 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-14 [patent_title] => Semiconductor Device [patent_app_type] => utility [patent_app_number] => 18/784264 [patent_app_country] => US [patent_app_date] => 2024-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15757 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 447 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18784264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19750178 [patent_doc_number] => 20250038743 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-30 [patent_title] => ISOLATED SELECTOR AND ASSOCIATED ELECTRONIC DEVICE [patent_app_type] => utility [patent_app_number] => 18/780442 [patent_app_country] => US [patent_app_date] => 2024-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3618 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18780442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19547277 [patent_doc_number] => 20240364313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-31 [patent_title] => HIGH FREQUENCY CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/768315 [patent_app_country] => US [patent_app_date] => 2024-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5169 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19547288 [patent_doc_number] => 20240364324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-31 [patent_title] => RF SWITCH WITH IMPROVED ISOLATION AT TARGET FREQUENCIES [patent_app_type] => utility [patent_app_number] => 18/769312 [patent_app_country] => US [patent_app_date] => 2024-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6608 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18769312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20197398 [patent_doc_number] => 20250274108 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-28 [patent_title] => POSITIVE HYSTERESIS ELIMINATION COMPARISON CIRCUIT AND MOTOR DRIVER HAVING POSITIVE HYSTERESIS ELIMINATION COMPARISON CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/752816 [patent_app_country] => US [patent_app_date] => 2024-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1223 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18752816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19688959 [patent_doc_number] => 20250007504 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => ZERO-CURRENT TURN-OFF DRIVER WITH SAFETY TURN-OFF FUNCTIONALITY [patent_app_type] => utility [patent_app_number] => 18/744957 [patent_app_country] => US [patent_app_date] => 2024-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7412 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18744957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19485226 [patent_doc_number] => 20240333268 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-03 [patent_title] => METHOD OF FORMING SEMICONDUCTOR DEVICE INCLUDING DAISY-CHAINED DELAY CELLS [patent_app_type] => utility [patent_app_number] => 18/739876 [patent_app_country] => US [patent_app_date] => 2024-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16988 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20029565 [patent_doc_number] => 20250167787 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-22 [patent_title] => FRACTIONAL FREQUENCY DIVIDER [patent_app_type] => utility [patent_app_number] => 18/680518 [patent_app_country] => US [patent_app_date] => 2024-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1317 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18680518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20003220 [patent_doc_number] => 20250141442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => HIGH VOLTAGE TOLERANT BOOTSTRAP SWITCH [patent_app_type] => utility [patent_app_number] => 18/660585 [patent_app_country] => US [patent_app_date] => 2024-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18660585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20124987 [patent_doc_number] => 20250240018 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => MIXED-SIGNAL OPERATIONAL CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/655329 [patent_app_country] => US [patent_app_date] => 2024-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 20077 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20216566 [patent_doc_number] => 12413225 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-09-09 [patent_title] => Clamping circuit and offset OTA circuit thereof [patent_app_type] => utility [patent_app_number] => 18/655330 [patent_app_country] => US [patent_app_date] => 2024-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 1876 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19662838 [patent_doc_number] => 20240429903 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-26 [patent_title] => OUTPUT DRIVING CIRCUIT, CLOCK CHIP, AND ELECTRONIC DEVICE [patent_app_type] => utility [patent_app_number] => 18/648472 [patent_app_country] => US [patent_app_date] => 2024-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6932 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19557838 [patent_doc_number] => 20240369630 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-07 [patent_title] => GLITCH FILTER [patent_app_type] => utility [patent_app_number] => 18/648172 [patent_app_country] => US [patent_app_date] => 2024-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9502 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 450 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19516554 [patent_doc_number] => 20240348240 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-17 [patent_title] => REDUNDANT ACTIVE DISCHARGE CIRCUIT AND CONTROL METHOD, AND INVERTER [patent_app_type] => utility [patent_app_number] => 18/637784 [patent_app_country] => US [patent_app_date] => 2024-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7097 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19532611 [patent_doc_number] => 20240356513 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-24 [patent_title] => RESISTOR-CAPACITOR CALIBRATION METHOD AND RESISTOR-CAPACITOR CALIBRATION CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/637524 [patent_app_country] => US [patent_app_date] => 2024-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5139 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19547095 [patent_doc_number] => 20240364131 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-31 [patent_title] => POWER SUPPLY SYSTEM [patent_app_type] => utility [patent_app_number] => 18/635136 [patent_app_country] => US [patent_app_date] => 2024-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2824 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20064237 [patent_doc_number] => 20250202459 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => CONTROL METHOD OF POWER SWITCH MODULE AND ASSOCIATED CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/634985 [patent_app_country] => US [patent_app_date] => 2024-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634985 [rel_patent_id] =>[rel_patent_doc_number] =>)