
Tuan Thieu Lam
Examiner (ID: 10501, Phone: (571)272-1744 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2836, 2843, 2816, 2842, 2504 |
| Total Applications | 3113 |
| Issued Applications | 2632 |
| Pending Applications | 157 |
| Abandoned Applications | 360 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20797164
[patent_doc_number] => 20260178067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-06-25
[patent_title] => Current Biasing with Fast Startup and Aggressive Voltage Scaling
[patent_app_type] => utility
[patent_app_number] => 18/988799
[patent_app_country] => US
[patent_app_date] => 2024-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18988799
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/988799 | Current Biasing with Fast Startup and Aggressive Voltage Scaling | Dec 18, 2024 | Pending |
Array
(
[id] => 20042876
[patent_doc_number] => 20250181098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => BANDGAP REFERENCE VOLTAGE GENERATOR SUITABLE FOR LOW SUPPLY VOLTAGE
[patent_app_type] => utility
[patent_app_number] => 18/963820
[patent_app_country] => US
[patent_app_date] => 2024-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18963820
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/963820 | BANDGAP REFERENCE VOLTAGE GENERATOR SUITABLE FOR LOW SUPPLY VOLTAGE | Nov 28, 2024 | Pending |
Array
(
[id] => 20740130
[patent_doc_number] => 20260149439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-28
[patent_title] => APPARATUS TO MANAGE SLEW CONDITIONS
[patent_app_type] => utility
[patent_app_number] => 18/962430
[patent_app_country] => US
[patent_app_date] => 2024-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962430
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/962430 | APPARATUS TO MANAGE SLEW CONDITIONS | Nov 26, 2024 | Pending |
Array
(
[id] => 19820892
[patent_doc_number] => 20250079099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => DRIVE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/952109
[patent_app_country] => US
[patent_app_date] => 2024-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952109
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/952109 | DRIVE CIRCUIT | Nov 18, 2024 | Pending |
Array
(
[id] => 19820563
[patent_doc_number] => 20250078770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/950878
[patent_app_country] => US
[patent_app_date] => 2024-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4480
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18950878
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/950878 | ELECTRONIC DEVICE | Nov 17, 2024 | Pending |
Array
(
[id] => 20029557
[patent_doc_number] => 20250167779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => REFERENCE-LESS ELECTRO-THERMAL LOOP WITH WINDOW MONITOR
[patent_app_type] => utility
[patent_app_number] => 18/950397
[patent_app_country] => US
[patent_app_date] => 2024-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18950397
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/950397 | REFERENCE-LESS ELECTRO-THERMAL LOOP WITH WINDOW MONITOR | Nov 17, 2024 | Pending |
Array
(
[id] => 20711134
[patent_doc_number] => 20260135477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-14
[patent_title] => LOW LEAKAGE CHARGE/DISCHARGE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/945800
[patent_app_country] => US
[patent_app_date] => 2024-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18945800
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/945800 | LOW LEAKAGE CHARGE/DISCHARGE CIRCUIT | Nov 12, 2024 | Pending |
Array
(
[id] => 20654595
[patent_doc_number] => 20260106620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-16
[patent_title] => SYSTEMS AND METHODS FOR PROVIDING CLOCK SIGNALS
[patent_app_type] => utility
[patent_app_number] => 18/913225
[patent_app_country] => US
[patent_app_date] => 2024-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2314
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18913225
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/913225 | SYSTEMS AND METHODS FOR PROVIDING CLOCK SIGNALS | Oct 10, 2024 | Pending |
Array
(
[id] => 20642288
[patent_doc_number] => 20260100648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-09
[patent_title] => MULTI-PHASE CURRENT BALANCING CIRCUIT AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/908590
[patent_app_country] => US
[patent_app_date] => 2024-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18908590
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/908590 | MULTI-PHASE CURRENT BALANCING CIRCUIT AND METHOD | Oct 6, 2024 | Pending |
Array
(
[id] => 19893834
[patent_doc_number] => 20250119146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => FREQUENCY DIVIDER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/905501
[patent_app_country] => US
[patent_app_date] => 2024-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18905501
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/905501 | FREQUENCY DIVIDER CIRCUIT | Oct 2, 2024 | Pending |
Array
(
[id] => 20630869
[patent_doc_number] => 20260095158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => CIRCUIT COMPONENT SHARING PROTOCOL
[patent_app_type] => utility
[patent_app_number] => 18/902657
[patent_app_country] => US
[patent_app_date] => 2024-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18902657
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/902657 | CIRCUIT COMPONENT SHARING PROTOCOL | Sep 29, 2024 | Pending |
Array
(
[id] => 19880368
[patent_doc_number] => 20250112625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => CLOCK ERROR DETECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/898481
[patent_app_country] => US
[patent_app_date] => 2024-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18898481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/898481 | CLOCK ERROR DETECTION CIRCUIT | Sep 25, 2024 | Pending |
Array
(
[id] => 20488930
[patent_doc_number] => 20260025132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-22
[patent_title] => SWITCH CONTROL CIRCUIT AND METHOD FOR CONTROLLING SWITCHES THEREOF, AND RADIO FREQUENCY SWITCH
[patent_app_type] => utility
[patent_app_number] => 18/895781
[patent_app_country] => US
[patent_app_date] => 2024-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18895781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/895781 | SWITCH CONTROL CIRCUIT AND METHOD FOR CONTROLLING SWITCHES THEREOF, AND RADIO FREQUENCY SWITCH | Sep 24, 2024 | Abandoned |
Array
(
[id] => 19880322
[patent_doc_number] => 20250112579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => PWM CONTROL APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/895932
[patent_app_country] => US
[patent_app_date] => 2024-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18895932
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/895932 | PWM CONTROL APPARATUS | Sep 24, 2024 | Pending |
Array
(
[id] => 20325316
[patent_doc_number] => 20250337404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => CURRENT SENSING IMPLEMENTATION FOR COMMON-DRAIN, BACK-TO-BACK POWER SWITCHES IN VERTICAL FET TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 18/895260
[patent_app_country] => US
[patent_app_date] => 2024-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18895260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/895260 | CURRENT SENSING IMPLEMENTATION FOR COMMON-DRAIN, BACK-TO-BACK POWER SWITCHES IN VERTICAL FET TECHNOLOGY | Sep 23, 2024 | Pending |
Array
(
[id] => 20124991
[patent_doc_number] => 20250240022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => DIGITAL DELAY LINE OF A MEMORY SYSTEM AND METHOD OF ADJUSTING TIMING OF CLOCKS USING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/887293
[patent_app_country] => US
[patent_app_date] => 2024-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18887293
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/887293 | DIGITAL DELAY LINE OF A MEMORY SYSTEM AND METHOD OF ADJUSTING TIMING OF CLOCKS USING THEREOF | Sep 16, 2024 | Pending |
Array
(
[id] => 20806492
[patent_doc_number] => 12671407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-30
[patent_title] => Semiconductor device, electronic apparatus and vehicle
[patent_app_type] => utility
[patent_app_number] => 18/885982
[patent_app_country] => US
[patent_app_date] => 2024-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 6537
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18885982
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/885982 | Semiconductor device, electronic apparatus and vehicle | Sep 15, 2024 | Issued |
Array
(
[id] => 20704564
[patent_doc_number] => 12627285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Electronic circuit optimizing timing of clock signals and data signals and delay method thereof
[patent_app_type] => utility
[patent_app_number] => 18/829714
[patent_app_country] => US
[patent_app_date] => 2024-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2425
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829714
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/829714 | Electronic circuit optimizing timing of clock signals and data signals and delay method thereof | Sep 9, 2024 | Issued |
Array
(
[id] => 20322895
[patent_doc_number] => 20250334983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => CONTROLLING SYSTEM IN VOLTAGE CHIP AND SERVER
[patent_app_type] => utility
[patent_app_number] => 18/828767
[patent_app_country] => US
[patent_app_date] => 2024-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18828767
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/828767 | CONTROLLING SYSTEM IN VOLTAGE CHIP AND SERVER | Sep 8, 2024 | Issued |
Array
(
[id] => 19836393
[patent_doc_number] => 20250088179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => VOLTAGE LEVEL SHIFTER
[patent_app_type] => utility
[patent_app_number] => 18/824926
[patent_app_country] => US
[patent_app_date] => 2024-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 392
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18824926
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/824926 | VOLTAGE LEVEL SHIFTER | Sep 4, 2024 | Pending |