
Tucker J. Wright
Examiner (ID: 19181, Phone: (571)270-3234 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2896, 2891 |
| Total Applications | 1158 |
| Issued Applications | 878 |
| Pending Applications | 104 |
| Abandoned Applications | 204 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5444254
[patent_doc_number] => 20090045480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/094499
[patent_app_country] => US
[patent_app_date] => 2006-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12404
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045480.pdf
[firstpage_image] =>[orig_patent_app_number] => 12094499
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/094499 | SEMICONDUCTOR INTEGRATED CIRCUIT | Nov 6, 2006 | Abandoned |
Array
(
[id] => 4576681
[patent_doc_number] => 07829955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-09
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/554659
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 55
[patent_no_of_words] => 9398
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/829/07829955.pdf
[firstpage_image] =>[orig_patent_app_number] => 11554659
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/554659 | Semiconductor device | Oct 30, 2006 | Issued |
Array
(
[id] => 5104368
[patent_doc_number] => 20070063243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Structure Of Embedded Capacitors And Fabrication Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 11/550798
[patent_app_country] => US
[patent_app_date] => 2006-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1763
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20070063243.pdf
[firstpage_image] =>[orig_patent_app_number] => 11550798
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/550798 | Structure Of Embedded Capacitors And Fabrication Method Thereof | Oct 18, 2006 | Abandoned |
Array
(
[id] => 4952700
[patent_doc_number] => 20080185724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'Aluminum-based interconnection in bond pad layer'
[patent_app_type] => utility
[patent_app_number] => 11/582129
[patent_app_country] => US
[patent_app_date] => 2006-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3534
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20080185724.pdf
[firstpage_image] =>[orig_patent_app_number] => 11582129
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/582129 | Aluminum-based interconnection in bond pad layer | Oct 16, 2006 | Issued |
Array
(
[id] => 5019610
[patent_doc_number] => 20070145576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Power Semiconductor Circuit And Method Of Manufacturing A Power Semiconductor Circuit'
[patent_app_type] => utility
[patent_app_number] => 11/549809
[patent_app_country] => US
[patent_app_date] => 2006-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1873
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20070145576.pdf
[firstpage_image] =>[orig_patent_app_number] => 11549809
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/549809 | Power Semiconductor Circuit And Method Of Manufacturing A Power Semiconductor Circuit | Oct 15, 2006 | Abandoned |
Array
(
[id] => 5060403
[patent_doc_number] => 20070222040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'Leadless semiconductor package with electroplated layer embedded in encapsulant and the method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/580309
[patent_app_country] => US
[patent_app_date] => 2006-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2982
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20070222040.pdf
[firstpage_image] =>[orig_patent_app_number] => 11580309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/580309 | Leadless semiconductor package with electroplated layer embedded in encapsulant and the method for manufacturing the same | Oct 12, 2006 | Abandoned |
Array
(
[id] => 174200
[patent_doc_number] => 07659579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-09
[patent_title] => 'FETS with self-aligned bodies and backgate holes'
[patent_app_type] => utility
[patent_app_number] => 11/539288
[patent_app_country] => US
[patent_app_date] => 2006-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4382
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/659/07659579.pdf
[firstpage_image] =>[orig_patent_app_number] => 11539288
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/539288 | FETS with self-aligned bodies and backgate holes | Oct 5, 2006 | Issued |
Array
(
[id] => 9154074
[patent_doc_number] => 08586981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Silicon-on-insulator (“SOI”) transistor test structure for measuring body-effect'
[patent_app_type] => utility
[patent_app_number] => 11/543638
[patent_app_country] => US
[patent_app_date] => 2006-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3407
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11543638
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/543638 | Silicon-on-insulator (“SOIâ€) transistor test structure for measuring body-effect | Oct 4, 2006 | Issued |
Array
(
[id] => 8270847
[patent_doc_number] => 08212351
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-07-03
[patent_title] => 'Structure for encapsulating microelectronic devices'
[patent_app_type] => utility
[patent_app_number] => 11/542088
[patent_app_country] => US
[patent_app_date] => 2006-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3521
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11542088
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/542088 | Structure for encapsulating microelectronic devices | Oct 1, 2006 | Issued |
Array
(
[id] => 4985880
[patent_doc_number] => 20070152218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-05
[patent_title] => 'ACTIVE COMPONENT ARRAY SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/536408
[patent_app_country] => US
[patent_app_date] => 2006-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3821
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20070152218.pdf
[firstpage_image] =>[orig_patent_app_number] => 11536408
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/536408 | ACTIVE COMPONENT ARRAY SUBSTRATE | Sep 27, 2006 | Abandoned |
Array
(
[id] => 5239789
[patent_doc_number] => 20070018280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Antifuse structure and system for closing thereof'
[patent_app_type] => utility
[patent_app_number] => 11/527343
[patent_app_country] => US
[patent_app_date] => 2006-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4637
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20070018280.pdf
[firstpage_image] =>[orig_patent_app_number] => 11527343
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/527343 | Antifuse structure and system for closing thereof | Sep 25, 2006 | Issued |
Array
(
[id] => 4564023
[patent_doc_number] => 07838921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-23
[patent_title] => 'Memory cell arrangements'
[patent_app_type] => utility
[patent_app_number] => 11/526149
[patent_app_country] => US
[patent_app_date] => 2006-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 8465
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/838/07838921.pdf
[firstpage_image] =>[orig_patent_app_number] => 11526149
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/526149 | Memory cell arrangements | Sep 21, 2006 | Issued |
Array
(
[id] => 4629818
[patent_doc_number] => 08008716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Inverted-trench grounded-source FET structure with trenched source body short electrode'
[patent_app_type] => utility
[patent_app_number] => 11/522669
[patent_app_country] => US
[patent_app_date] => 2006-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 3977
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/008/08008716.pdf
[firstpage_image] =>[orig_patent_app_number] => 11522669
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/522669 | Inverted-trench grounded-source FET structure with trenched source body short electrode | Sep 16, 2006 | Issued |
Array
(
[id] => 5092992
[patent_doc_number] => 20070114601
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-24
[patent_title] => 'Gate contact structure for a power device'
[patent_app_type] => utility
[patent_app_number] => 11/521548
[patent_app_country] => US
[patent_app_date] => 2006-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 1732
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20070114601.pdf
[firstpage_image] =>[orig_patent_app_number] => 11521548
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/521548 | Gate contact structure for a power device | Sep 14, 2006 | Abandoned |
Array
(
[id] => 338347
[patent_doc_number] => 07504692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-17
[patent_title] => 'High-voltage field-effect transistor'
[patent_app_type] => utility
[patent_app_number] => 11/518449
[patent_app_country] => US
[patent_app_date] => 2006-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3164
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/504/07504692.pdf
[firstpage_image] =>[orig_patent_app_number] => 11518449
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/518449 | High-voltage field-effect transistor | Sep 10, 2006 | Issued |
Array
(
[id] => 4820640
[patent_doc_number] => 20080121961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'Transistor and memory cell array'
[patent_app_type] => utility
[patent_app_number] => 11/517558
[patent_app_country] => US
[patent_app_date] => 2006-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9672
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20080121961.pdf
[firstpage_image] =>[orig_patent_app_number] => 11517558
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/517558 | Transistor and memory cell array | Sep 7, 2006 | Issued |
Array
(
[id] => 4704649
[patent_doc_number] => 20080064173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'SEMICONDUCTOR DEVICE, CMOS DEVICE AND FABRICATING METHODS OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/530028
[patent_app_country] => US
[patent_app_date] => 2006-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3895
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20080064173.pdf
[firstpage_image] =>[orig_patent_app_number] => 11530028
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/530028 | SEMICONDUCTOR DEVICE, CMOS DEVICE AND FABRICATING METHODS OF THE SAME | Sep 7, 2006 | Abandoned |
Array
(
[id] => 4499424
[patent_doc_number] => 07948055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'Inductor formed on semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 11/468789
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 2414
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/948/07948055.pdf
[firstpage_image] =>[orig_patent_app_number] => 11468789
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/468789 | Inductor formed on semiconductor substrate | Aug 30, 2006 | Issued |
Array
(
[id] => 5688412
[patent_doc_number] => 20060286727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-21
[patent_title] => 'Polycrystalline silicon liquid crystal display device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/508948
[patent_app_country] => US
[patent_app_date] => 2006-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5905
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20060286727.pdf
[firstpage_image] =>[orig_patent_app_number] => 11508948
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/508948 | Polycrystalline silicon liquid crystal display device and fabrication method thereof | Aug 23, 2006 | Issued |
Array
(
[id] => 5147250
[patent_doc_number] => 20070047304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Non-volatile semiconductor memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/508919
[patent_app_country] => US
[patent_app_date] => 2006-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6692
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20070047304.pdf
[firstpage_image] =>[orig_patent_app_number] => 11508919
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/508919 | Non-volatile semiconductor memory device and method of manufacturing the same | Aug 23, 2006 | Abandoned |